DELPHINUS EQUULEUS 2019 NASA SLS FPGA ( ) DELPHINUS 2

Size: px

Start display at page:

Download "DELPHINUS EQUULEUS 2019 NASA SLS FPGA ( ) DELPHINUS 2"

かずまさかがんじ
5 years ago
Views:

1 () 1

2 DELPHINUS EQUULEUS 2019 NASA SLS FPGA ( ) DELPHINUS 2

3 (Lunar Impact Flush) Tri () Tri () Lyr () S v GA d A Velilog HDL 28 3

4 1 1.1 DELPHINUS( DLP) 2019 NASA SLS DLP FPGA(Field Programmable Gate Array) 4 5*5 FPGA 1: EQUULEUS DELPHINUS 1.2 (Lunar Impact Flush) cm cmm ( ) 2: () 4

5 1.3 DLP FPGA 60fps 1/60 3: DELPHINUS 5

6 2 2.1 ( TLP-78) mw nm 5 m 8 mm 10 mm 4: 5: 6

7 2.2 Xilinx ZYBO( 6 ) Velilog HDL Vivado Xilinx.SDK () : ZYBO 7

8 2.3 ( 7 ) 8 mm 10 mm(5 m ) 0.5 mm 1/1000 7: 2.4 () 0.3 W ( / ) 8: 8

9 2.5 ( KT-) () 9: () () 5 ms : 9

10 3 11: (1) ( 80 s) 11 (3) (2) () (4) BMC 10

11 3.2 ( 12 ) 12: 13: 30 11

12 3.3 (, USB4000) (3100 K ) ( 14 ) 14: : 12

13 K 3100 K (3100K) 16: : nm nm 99% 13

14 4 (Point Grey GS3-U3-15S5M) DLP ( 35.7 mm 50 mm) SONY ICX S v GA d 18: 4.1 g star B(λ) [4] B-V [9] B V = (1) T K[7] g s B(λ) C s [7] g s B 5777 (λ)dλ = g s σt 4 = C s (2) g s = σ R ( [4]) m star m s R f R (λ) R m star m s = 2.5log 10 g star BT (λ)f R (λ)dλ g s B5777 (λ)f R (λ)dλ g star B T (λ) ICX825 h c D (35.7mm) t (16.7ms)q(λ) ICX825 [7] Ne star = gbt (λ) (hc/λ) π(d/2)2 ICX825 (λ)dλ (4) S v [V/e ]G A d AD [/V] n = Ne ICX825 S v GA d (5) S v GA d (3) 14

4.2 Tri () Tri() 19 1800 16.7 ms 7.6 fps 137 46643 () 19: Tri () B-V = 0.15( [9]) (1) 8300 (1) Tri() R 2.86(Simbat[8]) (3) g star = 5.49 10 18 (4) Ne=23310 n = 46643 Ne = 23310 S v GA d = 2.

15 4.2 Tri () Tri() ms 7.6 fps () 19: Tri () B-V = 0.15( [9]) (1) 8300 (1) Tri() R 2.86(Simbat[8]) (3) g star = (4) Ne=23310 n = Ne = S v GA d = Tri () Tri() ms 7.6 fps () 20: Tri () B-V = 0.019( [9]) (1) 8600 V 4.03(Simbat[8]) (3) g star = Tri() R V (4) Ne=8070 n = Ne = 8070 S v GA d =

4.4 Lyr () Lyr () 21 1800 16.7 ms 7.6 fps 349 903011 () 21: Lyr () B-V = 0.001( [9]) (1) 9600 R 0.07(Simbat[8]) (3) g star = 4.

16 4.4 Lyr () Lyr () ms 7.6 fps () 21: Lyr () B-V = 0.001( [9]) (1) 9600 R 0.07(Simbat[8]) (3) g star = Ne= n = Ne = S v GA d = S v GA d Tri Tri Tri Tri R 2.86 (4.03) 0.07 B-V A5III A1V A0V S v GA d S v GA d =

17 5 22 Point Grey GS3-U3-15S5 DLP ( 35.7mm 50mmF 1.4) SONY ICX825( 6.45 m) 100ms 7.6fps 1 9 ms ms 900 FireCaputure(ver2.5) 22: 5.1 S v GA d 1800 FireCaputure(ver2.5) () 6 ms 9 fps 23: dB FireCaputure 900=9dB1800=18dB 17

18 ms7.6 fps 24: (4 ) 25 () 25: 18

19 ms7.6 fps 26: (3 ) 27 () 27: 19

20 ms7.6 fps 28: (2 ) 29 () 29: 20

21 ms7.6 fps 30: (1 ) : 21

22 K g f B 3000 (λ) R [6] f R (λ) () m f m s (= 27.29) R g s = (4.1 ) g f B3000 (λ)f R (λ)dλ m f m s = 2.5log 10 (6) g s B5777 (λ)f R (λ)dλ g f Ne ICX424 q ICX424 (λ) DLP ICX424AL [1]h c D (35.7mm) t (16.7ms) gf B 3000 (λ) Ne ICX424 = π(d/2) 2 t ICX424 (λ)dλ (7) (hc/λ) (6)(7) DLP 32: - 22

23 6.2 n 33: n ICX825 N e S v GA d = 2.25() Ne ICX825 = n (8) 2.25 E pulse (λ) h c q ICX825 (λ) ICX825 E pulse (λ) Ne ICX825 = Epulse (λ) (hc/λ) ICX825(λ)dλ (9) 23

24 (9) E pulse (λ)dλ (E pulse (λ) ) 34: DLP q ICX424 (λ) ICX424AL Ne ICX424 = Epulse (λ) (hc/λ) ICX424(λ)dλ (10) 35: - 24

25 DLP 36: - 36 (ms) DLP 1/60 s(=16.7ms) 4 [10] DLP 14 25

26 ISAS/JAXA 26

27 [1] SONY ICX424AL Data Sheet, SONY/ICX424AL.html( ). [2] T065,. [3],,,2016, 14 p [4],2003, 4 p55, 8 p132,133. [5],,,,,p96. [6] Bessell, M. S. : Standard Photometric Systems, Annu. Rev. Astron. Astrophys. 43, p (2005). [7] Quantum Efficiency Curve for ICX825 Point Gray, ( ). [8] SIMBAD Astronomical Database. [9] 9. [10],, DLP/EQUULEUS,

28 A Velilog HDL Listing 1: // Copyright Xilinx, Inc. All Rights Reserved. // // Tool Version : Vivado v ( win32 ) Build Tue Nov : 0 6 : 2 0 MST 2014 // Date : Tue Oct : 0 7 : // Host : yanagi PC running 32 b i t S e r v i c e Pack 1 ( b u i l d 7601) //Command : g e n e r a t e t a r g e t design 1 wrapper. bd // Design : design 1 wrapper // Purpose : IP block n e t l i s t // t i m e s c a l e 1 ps / 1 ps module design 1 wrapper (DDR addr, DDR ba, DDR cas n, DDR ck n, DDR ck p, DDR cke, DDR cs n, DDR dm, DDR dq, DDR dqs n, DDR dqs p, DDR odt, DDR ras n, DDR reset n, DDR we n, FIXED IO ddr vrn, FIXED IO ddr vrp, FIXED IO mio, FIXED IO ps clk, FIXED IO ps porb, FIXED IO ps srstb, clk, r e s e t, sw0, sw1, sw2, output enable, led, pulse, n o i s e ) ; input c l k ; input r e s e t ; input sw0 ; input sw1 ; input sw2 ; input output enable ; output [ 3 : 0 ] l e d ; output p u l s e ; output n o i s e ; inout [ 1 4 : 0 ] DDR addr ; 28

29 inout [ 2 : 0 ] DDR ba ; inout DDR cas n ; inout DDR ck n ; inout DDR ck p ; inout DDR cke ; inout DDR cs n ; inout [ 3 : 0 ] DDR dm; inout [ 3 1 : 0 ] DDR dq ; inout [ 3 : 0 ] DDR dqs n ; inout [ 3 : 0 ] DDR dqs p ; inout DDR odt ; inout DDR ras n ; inout DDR reset n ; inout DDR we n ; inout FIXED IO ddr vrn ; inout FIXED IO ddr vrp ; inout [ 5 3 : 0 ] FIXED IO mio ; inout FIXED IO ps clk ; inout FIXED IO ps porb ; inout FIXED IO ps srstb ; wire [ 1 4 : 0 ] DDR addr ; wire [ 2 : 0 ] DDR ba ; wire DDR cas n ; wire DDR ck n ; wire DDR ck p ; wire DDR cke ; wire DDR cs n ; wire [ 3 : 0 ] DDR dm; wire [ 3 1 : 0 ] DDR dq ; wire [ 3 : 0 ] DDR dqs n ; wire [ 3 : 0 ] DDR dqs p ; wire DDR odt ; wire DDR ras n ; wire DDR reset n ; wire DDR we n ; wire FIXED IO ddr vrn ; wire FIXED IO ddr vrp ; wire [ 5 3 : 0 ] FIXED IO mio ; wire FIXED IO ps clk ; wire FIXED IO ps porb ; wire FIXED IO ps srstb ; d e s i g n 1 d e s i g n 1 i (. DDR addr ( DDR addr ),. DDR ba(ddr ba),. DDR cas n ( DDR cas n ),. DDR ck n ( DDR ck n ),. DDR ck p ( DDR ck p ),. DDR cke ( DDR cke ),. DDR cs n ( DDR cs n ),.DDR dm(ddr dm),. DDR dq(ddr dq),. DDR dqs n ( DDR dqs n ),. DDR dqs p ( DDR dqs p ),. DDR odt(ddr odt ),. DDR ras n ( DDR ras n ),. DDR reset n ( DDR reset n ),. DDR we n(ddr we n ), 29

30 . FIXED IO ddr vrn ( FIXED IO ddr vrn ),. FIXED IO ddr vrp ( FIXED IO ddr vrp ),. FIXED IO mio ( FIXED IO mio ),. FIXED IO ps clk ( FIXED IO ps clk ),. FIXED IO ps porb ( FIXED IO ps porb ),. FIXED IO ps srstb ( FIXED IO ps srstb ) ) ; p u l s e g e n e p u l s e g e n e i ( ) ; endmodule. c l k ( c l k ), //. r e s e t ( r e s e t ),. sw0 ( sw0 ),. sw1 ( sw1 ),. sw2 ( sw2 ),. output enable ( output enable ),. l e d ( l e d ),. p u l s e ( p u l s e ) / /. n o i s e ( n o i s e ) t i m e s c a l e 1 ns / 1 ps ////////////////////////////////////////////////////////////////////////////////// // Company : // Engineer : // // Create Date : 2017/11/ : 3 7 : 3 4 // Design Name : // Module Name : p u l s e g e n e // P r o j e c t Name : // Target Devices : // Tool Versions : // D e s c r i p t i o n : // // Dependencies : // // Revision : // Revision 0.01 F i l e Created // Additional Comments : // ////////////////////////////////////////////////////////////////////////////////// module p u l s e g e n e ( input clk, input r e s e t, input sw0, input sw1, input sw2, input output enable, output [ 3 : 0 ] led, output p u l s e ) ; //OUTPUT TIME STATE < CNT STOP < CNT CYCLE parameter CNT STOP = 2 7 d ; / / parameter CNT CYCLE = 27 d ;//200ms parameter OUTPUT TIME STATE1 = 2 7 d ; parameter OUTPUT TIME STATE2 = 27 d ; //1ms //1.5ms 30

31 parameter OUTPUT TIME STATE3 = 27 d ;//2ms parameter OUTPUT TIME STATE4 = 27 d ;//3ms parameter OUTPUT TIME STATE5 = 27 d ;//6ms parameter OUTPUT TIME STATE6 = 27 d ;//14ms parameter OUTPUT TIME STATE7 = 2 7 d ; parameter STATE0 = 3 b000 ; parameter STATE1 = 3 b001 ; parameter STATE2 = 3 b010 ; parameter STATE3 = 3 b011 ; parameter STATE4 = 3 b100 ; parameter STATE5 = 3 b101 ; parameter STATE6 = 3 b110 ; parameter STATE7 = 3 b111 ; reg [ 2 6 : 0 ] r c n t ; reg r p u l s e ; reg [ 3 : 0 ] now state ; reg [ 3 : 0 ] n e x t s t a t e ; //200ms //STATE1, 2, 3, 4, 5, 6 ( ) always@ ( posedge clk, negedge r e s e t ) i f ( r e s e t output enable ) begin r c n t <= 27 h ; end e l s e i f ( r c n t == CNT CYCLE) begin r c n t <= 27 h ; end e l s e i f ( r c n t == CNT STOP &&(now state == STATE1 now state == STATE2 STATE3 now state == STATE4 now state == STATE5 now state == STATE6) ) r c n t <= r c n t ; end e l s e i f ( now state == STATE0) begin r c n t <= 27 h ; end e l s e begin r c n t <= r c n t +27 d1 ; end // posedge clk, negedge r e s e t ) i f ( r e s e t ) begin now state <= STATE0; end e l s e begin now state <= n e x t s t a t e ; end //STATE0 //STATE1, 2, 3, 4, 5, 6 //STATE7 now state, sw0, sw1, sw2 ) case ( now state ) STATE0 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE1; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE2; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE4; e l s e n e x t s t a t e <= STATE0; STATE1 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE3; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE5; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE0; e l s e n e x t s t a t e <= STATE1; STATE2 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE3; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE6; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE0; 31

32 e l s e n e x t s t a t e <= STATE2; STATE3 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE7; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE2; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE1; e l s e n e x t s t a t e <= STATE3; STATE4 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE5; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE6; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE0; e l s e n e x t s t a t e <= STATE4; STATE5 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE7; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE4; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE1; e l s e n e x t s t a t e <= STATE5; STATE6 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE7; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE4; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE2; e l s e n e x t s t a t e <= STATE6; STATE7 : i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE6; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE5; e l s e i f ( sw0 && sw1 && sw2 ) n e x t s t a t e <= STATE3; e l s e n e x t s t a t e <= STATE7; d e f a u l t : n e x t s t a t e <= STATE0; endcase // always@ ( posedge c l k ) i f ( now state == STATE0) begin r p u l s e <= 1 b0 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE1 && now state == STATE1 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE2 && now state == STATE2 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE3 && now state == STATE3 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE4 && now state == STATE4 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE5 && now state == STATE5 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE6 && now state == STATE6 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e i f ( r c n t <=OUTPUT TIME STATE7 && now state == STATE7 && output enable ) begin r p u l s e <= 1 b1 ; end e l s e begin r p u l s e <= 1 b0 ; end // a s s i g n l e d [ 2 : 0 ] = now state [ 2 : 0 ] ; a s s i g n l e d [ 3 ] = output enable ; a s s i g n p u l s e = r p u l s e & output enable ; endmodule 32

Verilog HDL による回路設計記述

Verilog HDL による回路設計記述 Verilog HDL 3 2019 4 1 / 24 ( ) (RTL) (HDL) RTL HDL アルゴリズム動作合成論理合成論理回路配置配線ハードウェア記述言語シミュレーションレイアウト 2 / 24 HDL VHDL: IEEE Std 1076-1987 Ada IEEE Std 1164-1991 Verilog HDL: 1984 IEEE Std 1364-1995