SEIKO EPSON CORPORATION 2011, All rights.

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "1. 2. 3. 4. 5. 6. SEIKO EPSON CORPORATION 2011, All rights."

Transcription

1 CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17554/564 Rev.1.3

2 SEIKO EPSON CORPORATION 2011, All rights.

3 S1 C 17xxx F 00E : & 0A : TCP BL 2 0B : & BACK 0C : TCP BR 2 0D : TCP BT 2 0E : TCP BD 2 0F : & FRONT 0G : TCP BT 4 0H : TCP BD 4 0J : TCP SL 2 0K : TCP SR 2 0L : & LEFT 0M : TCP ST 2 0N : TCP SD 2 0P : TCP ST 4 0Q : TCP SD 4 0R : & RIGHT 99 : D: F: QFP B: BGA C: S1: S5U1 C H : 1: Version 1 Hx : ICE Dx : Ex : ROM Mx : ROM Tx : Cx : Sx : Yx : 17xxx: S1C17xxx C: S5U1:

4 S1C S1C CPU S1C CPU PSR , Flash Flash Flash Flash FLASHC Read Wait Control (FLASHC_WAIT) RAM RAM IRAM Size (MISC_IRAMSZ) x4000~ x5000~ S1C17 I/O LVDD I/OHVDD AVDD Flash VPP S1C S1C VD1 Control (VD1_CTL) #RESET P S1C17554/564 TECHNICAL MANUAL Seiko Epson Corporation i

5 6 ITC ITC Vector Table Address Low/High s (MISC_TTBRL, MISC_TTBRH) ITC S1C NMI HALT, SLEEP Interrupt Level Setup x (ITC_LVx) CLG CLG CLG OSC OSC IOSCS1C CPU CCLK PCLK FOUTA, FOUTB Clock Source Select (CLG_SRC) Oscillation Control (CLG_CTL) Noise Filter Enable (CLG_NFEN) FOUTA Control (CLG_FOUTA) FOUTB Control (CLG_FOUTB) IOSC Control (CLG_IOSC) PCLK Control (CLG_PCLK) CCLK Control (CLG_CCLK) P P MUX P Px Port Input Data s (Px_IN) Px Port Output Data s (Px_OUT) Px Port Output Enable s (Px_OEN) Px Port Pull-up Control s (Px_PU) Px Port Interrupt Mask s (Px_IMSK) Px Port Interrupt Edge Select s (Px_EDGE) Px Port Interrupt Flag s (Px_IFLG) Px Port Chattering Filter Control s (Px_CHAT) P0 Port Key-Entry Reset Configuration (P0_KRST) ii Seiko Epson Corporation S1C17554/564 TECHNICAL MANUAL

6 Px Port Input Enable s (Px_IEN) P0[3:0] Port Function Select (P00_03PMUX) P1[3:0] Port Function Select (P10_13PMUX) P1[7:4] Port Function Select (P14_17PMUX) P2[3:0] Port Function Select (P20_23PMUX) P2[7:4] Port Function Select (P24_27PMUX) P3[3:0] Port Function Select (P30_33PMUX) P3[7:4] Port Function Select (P34_37PMUX) P4[3:0] Port Function Select (P40_43PMUX) P4[5:4] Port Function Select (P44_45PMUX) P5[3:0] Port Function Select (P50_53PMUX) P5[5:4] Port Function Select (P54_55PMUX) T T RUN/STOP T T T16 Ch.x Count Clock Select s (T16_CLKx) T16 Ch.x Reload Data s (T16_TRx) T16 Ch.x Counter Data s (T16_TCx) T16 Ch.x Control s (T16_CTLx) T16 Ch.x Interrupt Control s (T16_INTx) T16F T16F RUN/STOP T16F T16F T16F Ch.x Count Clock Select s (T16F_CLKx) T16F Ch.x Reload Data s (T16F_TRx) T16F Ch.x Counter Data s (T16F_TCx) T16F Ch.x Control s (T16F_CTLx) T16F Ch.x Interrupt Control s (T16F_INTx) PWMT16A T16A T16A T16A / S1C17554/564 TECHNICAL MANUAL Seiko Epson Corporation iii

7 RUN/STOP T16A T16A Clock Control Ch.x (T16A_CLKx) T16A Counter Ch.x Control s (T16A_CTLx) T16A Counter Ch.x Data s (T16A_TCx) T16A Comparator/Capture Ch.x Control s (T16A_CCCTLx) T16A Comparator/Capture Ch.x A Data s (T16A_CCAx) T16A Comparator/Capture Ch.x B Data s (T16A_CCBx) T16A Comparator/Capture Ch.x Interrupt Enable s (T16A_IENx) T16A Comparator/Capture Ch.x Interrupt Flag s (T16A_IFLGx) CT CT RUN/STOP CT Clock Timer Control (CT_CTL) Clock Timer Counter (CT_CNT) Clock Timer Interrupt Mask (CT_IMSK) Clock Timer Interrupt Flag (CT_IFLG) SWT SWT BCD RUN/STOP SWT Stopwatch Timer Control (SWT_CTL) Stopwatch Timer BCD Counter (SWT_BCNT) Stopwatch Timer Interrupt Mask (SWT_IMSK) Stopwatch Timer Interrupt Flag (SWT_IFLG) WDT WDT WDT NMI/ WDT RUN/STOP WDT HALT, SLEEP Watchdog Timer Control (WDT_CTL) Watchdog Timer Status (WDT_ST) iv Seiko Epson Corporation S1C17554/564 TECHNICAL MANUAL

8 15 UART UART UART UART IrDA UART Ch.x Status s (UART_STx) UART Ch.x Transmit Data s (UART_TXDx) UART Ch.x Receive Data s (UART_RXDx) UART Ch.x Mode s (UART_MODx) UART Ch.x Control s (UART_CTLx) UART Ch.x Expansion s (UART_EXPx) UART Ch.x Baud Rate s (UART_BRx) UART Ch.x Fine Mode s (UART_FMDx) UART Ch.x Clock Control s (UART_CLKx) SPI SPI SPI SPI SPI SPI Ch.x Status s (SPI_STx) SPI Ch.x Transmit Data s (SPI_TXDx) SPI Ch.x Receive Data s (SPI_RXDx) SPI Ch.x Control s (SPI_CTLx) I 2 CI2CM I2CM I2CM I2CM I 2 C Master Enable (I2CM_EN) I 2 C Master Control (I2CM_CTL) I 2 C Master Data (I2CM_DAT) I 2 C Master Interrupt Control (I2CM_ICTL) I 2 CI2CS I2CS I2CS I2CS S1C17554/564 TECHNICAL MANUAL Seiko Epson Corporation v

9 I2CS I 2 C Slave Transmit Data (I2CS_TRNS) I 2 C Slave Receive Data (I2CS_RECV) I 2 C Slave Address Setup (I2CS_SADRS) I 2 C Slave Control (I2CS_CTL) I 2 C Slave Status (I2CS_STAT) I 2 C Slave Access Status (I2CS_ASTAT) I 2 C Slave Interrupt Control (I2CS_ICTL) USI [S1C17564] USI USI USI USI USI UART SPI I 2 C UART SPI I 2 C USI UART SPI I 2 C I 2 C USI Ch.x Global Configuration s (USI_GCFGx) USI Ch.x Transmit Data Buffer s (USI_TDx) USI Ch.x Receive Data Buffer s (USI_RDx) USI Ch.x UART Mode Configuration s (USI_UCFGx) USI Ch.x UART Mode Interrupt Enable s (USI_UIEx) USI Ch.x UART Mode Interrupt Flag s (USI_UIFx) USI Ch.x SPI Master Mode Configuration s (USI_SCFGx) USI Ch.x SPI Master Mode Interrupt Enable s (USI_SIEx) USI Ch.x SPI Master Mode Interrupt Flag s (USI_SIFx) USI Ch.x I 2 C Master Mode Trigger s (USI_IMTGx) USI Ch.x I 2 C Master Mode Interrupt Enable s (USI_IMIEx) USI Ch.x I 2 C Master Mode Interrupt Flag s (USI_IMIFx) USI Ch.x I 2 C Slave Mode Trigger s (USI_ISTGx) USI Ch.x I 2 C Slave Mode Interrupt Enable s (USI_ISIEx) USI Ch.x I 2 C Slave Mode Interrupt Flag s (USI_ISIFx) IR REMC REMC REMC vi Seiko Epson Corporation S1C17554/564 TECHNICAL MANUAL

10 REMC REMC Configuration (REMC_CFG) REMC Carrier Length Setup (REMC_CAR) REMC Length Counter (REMC_LCNT) REMC Interrupt Control (REMC_INT) A/DADC ADC ADC A/D A/D A/D / A/D A/D A/D A/D A/D A/D A/D A/D Conversion Result (ADC10_ADD) A/D Trigger/Channel Select (ADC10_TRG) A/D Control/Status (ADC10_CTL) A/D Clock Control (ADC10_CLK) A/D Comparator Setting (ADC10_COM) DBG Debug Mode Control 1 (MISC_DMODE1) Debug Mode Control 2 (MISC_DMODE2) IRAM Size Select (MISC_IRAMSZ) Debug RAM Base (DBRAM) Debug Control (DCR) Instruction Break Address 2 (IBAR2) Instruction Break Address 3 (IBAR3) Instruction Break Address 4 (IBAR4) COPRO S1C17554/564 TECHNICAL MANUAL Seiko Epson Corporation vii

11 DC SPI I 2 C USI S1C A/D Flash Appendix A I/O... AP-A-1 0x4100 0x4107, 0x506c UART (with IrDA) Ch.0... AP-A-5 0x4120 0x4127, 0x506d UART (with IrDA) Ch.1... AP-A-6 0x4200 0x4208 Fine Mode 16-bit Timer Ch.0... AP-A-7 0x4220 0x bit Timer Ch.0... AP-A-7 0x4240 0x bit Timer Ch.1... AP-A-8 0x4260 0x bit Timer Ch.2... AP-A-8 0x4280 0x4288 Fine Mode 16-bit Timer Ch.1... AP-A-9 0x4306 0x431c Interrupt Controller... AP-A-9 0x4320 0x4326 SPI Ch.0... AP-A-10 0x4340 0x4346 I 2 C Master... AP-A-11 0x4360 0x436c I 2 C Slave... AP-A-11 0x4380 0x4386 SPI Ch.1... AP-A-12 0x43a0 0x43a6 SPI Ch.2... AP-A-12 0x5000 0x5003 Clock Timer... AP-A-12 0x5020 0x5023 Stopwatch Timer... AP-A-13 0x5040 0x5041 Watchdog Timer... AP-A-13 0x5060 0x5081 Clock Generator... AP-A-13 0x50c0 0x50cf USI Ch.0... AP-A-15 0x50e0 0x50ef USI Ch.1... AP-A-17 0x5121 Power Generator... AP-A-18 0x5200 0x52ab P Port & Port MUX... AP-A-18 0x4020, 0x5322 0x532c MISC s... AP-A-26 0x5340 0x5346 IR Remote Controller... AP-A-27 0x5380 0x5388 A/D Converter... AP-A-27 0x5068, 0x5400 0x540c 16-bit PWM Timer Ch.0... AP-A-28 0x5069, 0x5420 0x542c 16-bit PWM Timer Ch.1... AP-A-30 0x506a, 0x5440 0x544c 16-bit PWM Timer Ch.2... AP-A-31 0x506b, 0x5460 0x546c 16-bit PWM Timer Ch.3... AP-A-33 0x54b0 Flash Controller... AP-A-34 0xffff84 0xffffd0 S1C17 Core I/O... AP-A-34 Appendix B... AP-B-1 B.1... AP-B-1 B.2... AP-B-2 viii Seiko Epson Corporation S1C17554/564 TECHNICAL MANUAL

12 Appendix C... AP-C-1 Appendix D... AP-D-1 Appendix E... AP-E-1 S1C17554/564 TECHNICAL MANUAL Seiko Epson Corporation ix

13 S1C17554/ S1C17554 S1C17564 CPU CPU EPSON16 RISC CPU S1C17 COPRO Flash 128K / 10 min. FLS V1.0 / / VPP ICDmini RAM 16K 2 OSC3/OSC1 3 IOSC/OSC3/OSC1 IOSC 2/4/8/12 MHz typ. OSC3 24MHz max. / OSC kHz typ. 40TQFP13-64pin 40 34WCSP-48 SPI 3 I 2 CI2CM 1 I 2 CI2CS 1 UART 2IrDA1.0 IR REMC 1 USI 2UART/SPI/I 2 C 16 T T16F 2 16 PWMT16A 4 CT 1 SWT 1 WDT 1 A/D 4max. 10 #RESET NMI 23 8 LVDD 1.65V 1.95V 1.65V 1.95V I/O HVDD 1.65V 5.5V 2.0V 5.5V 1.65V 5.5V AVDD 2.7V 5.5V Flash /VPP 7V/7.5V S1C17554/564 Technical Manual Seiko Epson Corporation 1-1

14 1 S1C17554 S1C V 5.5V 1.8V 3.3V 5.0V -40 C 85 C Typ LVDD = HVDD = 1.8V SLEEP HALT 0.8µA OSC1 = Off, OSC3 = Off 2.7µA OSC1 = 32kHz, OSC3 = Off 16µA OSC1 = 32kHz, OSC3 = Off 3000µA OSC1 = Off, OSC3 = 8MHz 1.2µA OSC1 = Off, IOSC = Off, OSC3 = Off 3.1µA OSC1 = 32kHz, IOSC = Off, OSC3 = Off 16µA OSC1 = 32kHz, IOSC = Off, OSC3 = Off 3000µA OSC1 = Off, IOSC = Off, OSC3 = 8MHz 4500µA OSC1 = Off, IOSC = 12MHz, OSC3 = Off A/D 380µA AVDD = 3.6V, 100kHz, FSEL[1:0] =, XPD[1:0] = 1 TQFP13-64pin 10mm 10mm 1.0mm, : 0.5mm mm 3.137mm, : 140µm 3 WCSP mm 3.137mm 0.72mm, : 0.4mm 1-2 Seiko Epson Corporation S1C17554/564 Technical Manual

15 1 1.2 S1C17554 CPU Core S1C17 DCLK, DST2, DSIO 32 bits Internal RAM (16K bytes) 8/16 bits I/O 2 (0x5000 ) Flash memory (128K bytes) 16 bits TEST Test circuit A/D converter AVDD AINx, #ADTRG #RESET Reset circuit I/O 1 (0x4000 ) 8/16 bits Interrupt system MISC register Clock generator (with oscillators) OSC1 2, OSC3 4 FOUTA, FOUTB Interrupt controller Clock timer 16-bit timer (3 ch.) Stopwatch timer Fine mode 16-bit timer (2 ch.) Watchdog timer SINx, SOUTx, SCLKx UART (2 ch.) 16-bit PWM timer (4 ch.) EXCLx, CAPx, TOUTx SDIx, SDOx, SPICLKx, #SPISSx SPI (3 ch.) IR remote controller REMI, REMO SDA0, SCL0 I 2 C master SDA1, SCL1, #BFR I 2 C slave I/O port/ port MUX Pxx S1C17554 S1C17554/564 Technical Manual Seiko Epson Corporation 1-3

16 1 S1C17564 CPU Core S1C17 DCLK, DST2, DSIO 32 bits Internal RAM (16K bytes) 8/16 bits I/O 2 (0x5000 ) TEST Flash memory (128K bytes) Test circuit 16 bits Regulator A/D converter VIN, VOUT, REGEN AVDD AINx, #ADTRG #RESET Reset circuit I/O 1 (0x4000 ) 8/16 bits Interrupt system MISC register Clock generator (with oscillators) OSC1 2, OSC3 4 FOUTA, FOUTB Interrupt controller Clock timer 16-bit timer (3 ch.) Stopwatch timer Fine mode 16-bit timer (2 ch.) Watchdog timer SINx, SOUTx, SCLKx UART (2 ch.) 16-bit PWM timer (4 ch.) EXCLx, CAPx, TOUTx SDIx, SDOx, SPICLKx, #SPISSx SPI (3 ch.) IR remote controller REMI, REMO SDA0, SCL0 I 2 C master USI (2 ch.) US_SDIx, US_SDOx, US_SCKx, US_SSIx SDA1, SCL1, #BFR I 2 C slave I/O port/ port MUX Pxx S1C Seiko Epson Corporation S1C17554/564 Technical Manual

17 S1C17554 WCSP-48 S1C17554 A1 Corner Top View Bottom View A1 Corner A A B Index B C C D D E E F F G G Top View A B P10 SDI0 P01 AIN1 1 P11 SDO0 P00 AIN P13 #SPISS0 TOUT5 CAP5 P12 SPICLK0 P14 SIN1 SDI1 P15 SOUT1 SDO1 P43 SDA1 REMI P44 SCL1 REMO P24 (EXCL3) SDO2 P25 #BFR #SPISS2 P26 SDA1 P27 SCL1 C P03 AIN3 P02 AIN2 HVDD P16 SCLK1 SPICLK1 VSS P30 TOUT0 CAP0 D E F G P17 SCL0 P45 (EXCL0) SDA0 P40 SIN0 TOUT6 CAP6 #RESET P32 TOUT4 CAP4 FOUTA P42 SCLK0 TOUT1 CAP1 LVDD P23 (EXCL2) SDI2 AVDD P41 SOUT0 TOUT7 CAP7 P22 (EXCL1) FOUTB P21 TOUT3 CAP3 VSS HVDD P20 TOUT2 CAP2 OSC4 LVDD DCLK P35 VPP OSC3 P31 #BFR #ADTRG TEST P34 REMO #SPISS1 OSC2 DST2 P37 DSIO P36 P33 REMI SPICLK2 OSC S1C17554 WCSP-48 S1C17554/564 Technical Manual Seiko Epson Corporation 1-5

18 1 1-6 Seiko Epson Corporation S1C17554/564 Technical Manual TQFP13-64pin S1C P50 SDI0/P10 VSS SDO0/P11 SPICLK0/P12 #SPISS0/TOUT5/CAP5/P13 LVDD HVDD SIN1/SDI1/P14 P51 SOUT1/SDO1/P15 SCLK1/SPICLK1/P16 SDA1/REMI/P43 SCL1/REMO/P44 SDO2/P24(EXCL3) #BFR/#SPISS2/P25 VSS VSS HVDD LVDD P23(EXCL2)/SDI2 P22(EXCL1)/FOUTB P21/TOUT3/CAP3 P20/TOUT2/CAP2 HVDD OSC4 OSC3 VPP OSC2 OSC1 VSS P P54 P34/REMO/#SPISS1 P33/REMI/SPICLK2 DCLK/P35 TEST DSIO/P36 DST2/P37 P31/#BFR/#ADTRG P53 LVDD P30/TOUT0/CAP0 HVDD VSS P27/SCL1 P26/SDA1 P52 #RESET LVDD SIN0/TOUT6/CAP6/P40 SOUT0/TOUT7/CAP7/P41 SCLK0/TOUT1/CAP1/P42 SDA0/P45(EXCL0) HVDD VSS SCL0/P17 TOUT4/CAP4/FOUTA/P32 N.C. AVDD AIN3/P03 AIN2/P02 AIN1/P01 AIN0/P S1C17554 TQFP13-64pin

19 1 S1C17554 Y X (0, 0) P50 SDI0/P10 VSS SDO0/P11 SPICLK0/P12 #SPISS0/TOUT5/CAP5/P13 LVDD HVDD SIN1/SDI1/P14 P51 SOUT1/SDO1/P15 SCLK1/SPICLK1/P16 SDA1/REMI/P43 SCL1/REMO/P mm HVDD SDO2/P24(EXCL3) #BFR/#SPISS2/P25 VSS N.C. VSS N.C. N.C. LVDD P23(EXCL2)/SDI2 P22(EXCL1)/FOUTB P21/TOUT3/CAP3 P20/TOUT2/CAP2 HVDD OSC4 VSS OSC3 VPP OSC2 OSC1 VSS P55 #RESET LVDD SIN0/TOUT6/CAP6/P40 SOUT0/TOUT7/CAP7/P41 SCLK0/TOUT1/CAP1/P42 SDA0/P45(EXCL0) P54 P34/REMO/#SPISS1 P33/REMI/SPICLK2 DCLK/P35 TEST DSIO/P36 HVDD VSS SCL0/P17 TOUT4/CAP4/FOUTA/P32 N.C. AVDD LVDD DST2/P37 P31/#BFR/#ADTRG P53 LVDD P30/TOUT0/CAP0 AVDD AIN3/P03 AIN2/P02 AIN1/P01 AIN0/P00 N.C Die No. CJ554D0B HVDD VSS VSS P27/SCL1 P26/SDA1 P X = 3.137mm, Y = 3.137mm No. 1 18, 37 54: X = 122µm, Y = 85µm No , 55 72: X = 85µm, Y = 122µm 400µm 3.137mm S1C17554 S1C17554/564 Technical Manual Seiko Epson Corporation 1-7

20 S1C17554 No. X (mm) Y (mm) No. X (mm) Y (mm) 1 P P P10/SDI VSS VSS OSC P11/SDO OSC P12/SPICLK VPP P13/#SPISS0/TOUT5/CAP OSC LVDD VSS HVDD OSC P14/SIN1/SDI HVDD P P20/TOUT2/CAP P15/SOUT1/SDO P21/TOUT3/CAP P16/SCLK1/SPICLK P22(EXCL1)/FOUTB P43/SDA1/REMI P23(EXCL2)/SDI P44/SCL1/REMO LVDD HVDD N.C P24(EXCL3)/SDO N.C P25/#BFR/SPISS VSS VSS N.C P #RESET P26/SDA LVDD P27/SCL P40/SIN0/TOUT6/CAP VSS P41/SOUT0/TOUT7/CAP VSS P42/SCLK0/TOUT1/CAP HVDD P45(EXCL0)/SDA P30/TOUT0/CAP HVDD LVDD VSS P P17/SCL P31/#BFR/ADTRG P32/TOUT4/CAP4/FOUTA DST2/P N.C LVDD AVDD DSIO/P AVDD TEST P03/AIN DCLK/P P02/AIN P33/REMI/SPICLK P01/AIN P34/REMO/#SPISS P00/AIN P N.C Seiko Epson Corporation S1C17554/564 Technical Manual

21 1 S1C17554/564 Technical Manual Seiko Epson Corporation 1-9 S1C TQFP13-64pin S1C US_SDI0/P50 SDI0/P10 VSS SDO0/P11 SPICLK0/P12 #SPISS0/TOUT5/CAP5/P13 LVDD HVDD SIN1/SDI1/P14 US_SDO0/P51 SOUT1/SDO1/P15 SCLK1/SPICLK1/P16 SDA1/REMI/P43 SCL1/REMO/P44 SDO2/P24(EXCL3) #BFR/#SPISS2/P25 REGEN VSS VIN VOUT P23(EXCL2)/SDI2 P22(EXCL1)/FOUTB P21/TOUT3/CAP3 P20/TOUT2/CAP2 HVDD OSC4 OSC3 VPP OSC2 OSC1 VSS P55/US_SCK P54/US_SDO1 P34/REMO/#SPISS1 P33/REMI/SPICLK2 DCLK/P35 TEST DSIO/P36 DST2/P37 P31/#BFR/#ADTRG P53/US_SDI1 LVDD P30/TOUT0/CAP0 HVDD VSS P27/SCL1 P26/SDA1 P52/US_SCK0 #RESET LVDD SIN0/TOUT6/CAP6/P40 SOUT0/TOUT7/CAP7/P41 SCLK0/TOUT1/CAP1/P42 SDA0/P45(EXCL0) HVDD VSS SCL0/P17 TOUT4/CAP4/FOUTA/P32 N.C. AVDD AIN3/US_SSI1/P03 AIN2/US_SSI0/P02 AIN1/P01 AIN0/P S1C17564 TQFP13-64pin

22 1 S1C17564 Y X (0, 0) US_SDI0/P50 SDI0/P10 VSS SDO0/P11 SPICLK0/P12 #SPISS0/TOUT5/CAP5/P13 LVDD 3.137mm HVDD SIN1/SDI1/P14 US_SDO0/P51 SOUT1/SDO1/P15 SCLK1/SPICLK1/P16 SDA1/REMI/P43 SCL1/REMO/P44 HVDD SDO2/P24(EXCL3) #BFR/#SPISS2/P25 VSS REGEN VSS VIN VOUT LVDD P23(EXCL2)/SDI2 P22(EXCL1)/FOUTB P21/TOUT3/CAP3 P20/TOUT2/CAP2 HVDD OSC4 VSS OSC3 VPP OSC2 OSC1 VSS P55/US_SCK1 #RESET LVDD SIN0/TOUT6/CAP6/P40 SOUT0/TOUT7/CAP7/P41 SCLK0/TOUT1/CAP1/P42 SDA0/P45(EXCL0) P54/US_SDO1 P34/REMO/#SPISS1 P33/REMI/SPICLK2 DCLK/P35 TEST DSIO/P36 HVDD VSS SCL0/P17 TOUT4/CAP4/FOUTA/P32 N.C. AVDD LVDD DST2/P37 P31/#BFR/#ADTRG P53/US_SDI1 LVDD P30/TOUT0/CAP0 AVDD AIN3/US_SSI1/P03 AIN2/US_SSI0/P02 AIN1/P01 AIN0/P00 N.C Die No. CJ554D0B HVDD HVDD VSS P27/SCL1 P26/SDA1 P52/US_SCK X = 3.137mm, Y = 3.137mm No. 1 18, 37 54: X = 122µm, Y = 85µm No , 55 72: X = 85µm, Y = 122µm 400µm 3.137mm S1C Seiko Epson Corporation S1C17554/564 Technical Manual

23 S1C17564 No. X (mm) Y (mm) No. X (mm) Y (mm) 1 P50/US_SDI P55/US_SCK P10/SDI VSS VSS OSC P11/SDO OSC P12/SPICLK VPP P13/#SPISS0/TOUT5/CAP OSC LVDD VSS HVDD OSC P14/SIN1/SDI HVDD P51/US_SDO P20/TOUT2/CAP P15/SOUT1/SDO P21/TOUT3/CAP P16/SCLK1/SPICLK P22(EXCL1)/FOUTB P43/SDA1/REMI P23(EXCL2)/SDI P44/SCL1/REMO LVDD HVDD VOUT P24(EXCL3)/SDO VIN P25/#BFR/SPISS VSS VSS REGEN P52/US_SCK #RESET P26/SDA LVDD P27/SCL P40/SIN0/TOUT6/CAP VSS P41/SOUT0/TOUT7/CAP HVDD P42/SCLK0/TOUT1/CAP HVDD P45(EXCL0)/SDA P30/TOUT0/CAP HVDD LVDD VSS P53/US_SDI P17/SCL P31/#BFR/ADTRG P32/TOUT4/CAP4/FOUTA DST2/P N.C LVDD AVDD DSIO/P AVDD TEST P03/AIN3/US_SSI DCLK/P P02/AIN2/US_SSI P33/REMI/SPICLK P01/AIN P34/REMO/#SPISS P00/AIN P54/US_SDO N.C S1C17554/564 Technical Manual Seiko Epson Corporation 1-11

24 : I/O HVDD I/O V LVDD V VSS GND / S1C17554 S1C17564 WCSP TQFP/ TQFP/ VPP Flash / 7/7.5V AVDD V VIN V VOUT 1.8V REGEN I I OSC3 I I OSC3 / LVDD OSC4 O O OSC3 OSC1 I I OSC1 / LVDD OSC2 O O OSC1 #RESET I I Pull-up TEST I I Pull-down VSS P00 I/O I Pull-up AIN0 I A/D Ch.0 P01 I/O I Pull-up AIN1 I A/D Ch.1 P02 I/O I Pull-up AIN2 I A/D Ch.2 US_SSI0 I/O USI Ch.0S1C17564 P03 I/O I Pull-up AIN3 I A/D Ch.3 US_SSI1 I/O USI Ch.1S1C17564 P10 I/O I Pull-up SDI0 I SPI Ch.0 P11 I/O I Pull-up SDO0 O SPI Ch.0 P12 I/O I Pull-up SPICLK0 I/O SPI Ch.0 P13 I/O I Pull-up #SPISS0 I SPI Ch.0 TOUT5 O T16A Ch.2 TOUT B CAP5 I T16A Ch.2 B P14 I/O I Pull-up SIN1 I UART Ch.1 SDI1 I SPI Ch.1 P15 I/O I Pull-up SOUT1 O UART Ch.1 SDO1 O SPI Ch.1 P16 I/O I Pull-up SCLK1 I UART Ch.1 SPICLK1 I/O SPI Ch.1 P17 I/O I Pull-up SCL0 I/O I 2 C SCL P20 I/O I Pull-up TOUT2 O T16A Ch.1 TOUT A CAP2 I T16A Ch.1 A P21 I/O I Pull-up TOUT3 O T16A Ch.1 TOUT B CAP3 I T16A Ch.1 B P22 (EXCL1) I/O I Pull-up T16A Ch.1 FOUTB O P23 (EXCL2) I/O I Pull-up T16A Ch.2 SDI2 I SPI Ch.2 P24 (EXCL3) I/O I Pull-up T16A Ch.3 SDO2 O SPI Ch Seiko Epson Corporation S1C17554/564 Technical Manual

25 1 / S1C17554 S1C17564 I/O TQFP/ TQFP/ WCSP P25 I/O I Pull-up #BFR I I 2 C #SPISS2 I SPI Ch.2 P26 I/O I Pull-up SDA1 I/O I 2 C P27 I/O I Pull-up SCL1 I/O I 2 CSCL P30 I/O I Pull-up TOUT0 O T16A Ch.0 TOUT A CAP0 I T16A Ch.0 A P31 I/O I Pull-up #BFR I I 2 C #ADTRG I A/D P32 I/O I Pull-up TOUT4 O T16A Ch.2 TOUT A CAP4 I T16A Ch.2 A FOUTA O P33 I/O I Pull-up REMI I REMC SPICLK2 I/O SPI Ch.2 P34 I/O I Pull-up REMO O REMC #SPISS1 I SPI Ch.1 DCLK O O H P35 I/O DSIO I/O I Pull-up P36 I/O DST2 O O L P37 I/O P40 I/O I Pull-up SIN0 I UART Ch.0 TOUT6 O T16A Ch.3 TOUT A CAP6 I T16A Ch.3 A P41 I/O I Pull-up SOUT0 O UART Ch.0 TOUT7 O T16A Ch.3 TOUT B CAP7 I T16A Ch.3 B P42 I/O I Pull-up SCLK0 I UART Ch.0 TOUT1 O T16A Ch.0 TOUT B CAP1 I T16A Ch.0 B P43 I/O I Pull-up SDA1 I/O I 2 C REMI I REMC P44 I/O I Pull-up SCL1 I/O I 2 CSCL REMO O REMC P45 (EXCL0) I/O I Pull-up T16A Ch.0 SDA0 I/O I 2 C P50 I/O I Pull-up US_SDI0 I/O USI Ch.0S1C17564 P51 I/O I Pull-up US_SDO0 O USI Ch.0 S1C17564 P52 I/O I Pull-up US_SCK0 I/O USI Ch.0S1C17564 P53 I/O I Pull-up US_SDI1 I/O USI Ch.1S1C17564 P54 I/O I Pull-up US_SDO1 O USI Ch.1 S1C17564 P55 I/O I Pull-up US_SCK1 I/O USI Ch.1S1C17564 S1C17554/564 Technical Manual Seiko Epson Corporation 1-13

26 2 CPU 2 CPU S1C17554/564 S1C17 S1C17 16 RISC 18 CPU S1C17 S1C17 Family S1C S1C17 16 RISC µm CMOS C , 16M NMI 32 HALT halt SLEEP slp S1C17554/564 Technical Manual Seiko Epson Corporation 2-1

27 2 CPU 2.2 CPU S1C PC 7 SP 6 PSR IL[2:0] IE C V Z N R7 R6 R5 R4 R3 R2 R1 R S1C S1C17 Family S1C S1C17 ld.b %rd,%rs ( ) () %rd,[%rb] %rd,[%rb]+ %rd,[%rb]- %rd,-[%rb] %rd,[%sp+imm7] %rd,[imm7] [%rb],%rs [%rb]+,%rs [%rb]-,%rs -[%rb],%rs [%sp+imm7],%rs ( ) () ( ) () ( ) () ( ) ( ) [imm7],%rs ( ) ld.ub %rd,%rs ( ) () %rd,[%rb] %rd,[%rb]+ %rd,[%rb]- %rd,-[%rb] %rd,[%sp+imm7] ( ) () ( ) () %rd,[imm7] ( ) () ld %rd,%rs (16 ) %rd,sign7 () %rd,[%rb] %rd,[%rb]+ %rd,[%rb]- %rd,-[%rb] %rd,[%sp+imm7] %rd,[imm7] [%rb],%rs [%rb]+,%rs [%rb]-,%rs -[%rb],%rs [%sp+imm7],%rs (16 ) (16 ) (16 ) (16 ) (16 ) [imm7],%rs (16 ) ld.a %rd,%rs (24 ) %rd,imm7 () 2-2 Seiko Epson Corporation S1C17554/564 Technical Manual

28 2 CPU ld.a %rd,[%rb] (32 ) (*1) %rd,[%rb]+ %rd,[%rb]- %rd,-[%rb] %rd,[%sp+imm7] (32 ) (*1) %rd,[imm7] (32 ) (*1) [%rb],%rs (32 ) (*1) [%rb]+,%rs [%rb]-,%rs -[%rb],%rs [%sp+imm7],%rs (32 ) (*1) [imm7],%rs (32 ) (*1) %rd,%sp SP %rd,%pc PC %rd,[%sp] (32 ) (*1) %rd,[%sp]+ %rd,[%sp]- %rd,-[%sp] [%sp],%rs (32 ) (*1) [%sp]+,%rs [%sp]-,%rs -[%sp],%rs %sp,%rs (24 ) SP %sp,imm7 SP add %rd,%rs 16 add/c add/nc add %rd,imm7 (/c: C = 1, /nc: C = 0 ) 16 add.a %rd,%rs 24 add.a/c add.a/nc add.a %sp,%rs (/c: C = 1, /nc: C = 0 ) SP 24 %rd,imm7 24 %sp,imm7 SP24 adc %rd,%rs 16 adc/c adc/nc adc %rd,imm7 (/c: C = 1, /nc: C = 0 ) 16 sub %rd,%rs 16 sub/c sub/nc sub %rd,imm7 (/c: C = 1, /nc: C = 0 ) 16 sub.a %rd,%rs 24 sub.a/c sub.a/nc sub.a %sp,%rs (/c: C = 1, /nc: C = 0 ) SP 24 %rd,imm7 24 %sp,imm7 SP24 sbc %rd,%rs 16 sbc/c sbc/nc sbc %rd,imm7 (/c: C = 1, /nc: C = 0 ) 16 cmp %rd,%rs 16 cmp/c cmp/nc cmp %rd,sign7 (/c: C = 1, /nc: C = 0 ) 16 cmp.a %rd,%rs 24 cmp.a/c cmp.a/nc cmp.a %rd,imm7 (/c: C = 1, /nc: C = 0 ) 24 cmc %rd,%rs 16 cmc/c cmc/nc cmc %rd,sign7 (/c: C = 1, /nc: C = 0 ) 16 S1C17554/564 Technical Manual Seiko Epson Corporation 2-3

29 2 CPU and %rd,%rs and/c and/nc and %rd,sign7 (/c: C = 1, /nc: C = 0 ) or %rd,%rs or/c or/nc or %rd,sign7 (/c: C = 1, /nc: C = 0 ) xor %rd,%rs xor/c xor/nc xor %rd,sign7 (/c: C = 1, /nc: C = 0 ) not %rd,%rs (1 ) not/c not/nc not %rd,sign7 (/c: C = 1, /nc: C = 0 ) (1 ) & sr %rd,%rs ( ) %rd,imm7 () sa %rd,%rs ( ) %rd,imm7 () sl %rd,%rs ( ) %rd,imm7 () swap %rd,%rs 16 ext imm13 cv.ab %rd,%rs 8 24 cv.as %rd,%rs cv.al %rd,%rs cv.la %rd,%rs cv.ls %rd,%rs jpr sign10 PC jpr.d %rb jpa imm7 jpa.d %rb jrgt jrgt.d sign7 PC :!Z &!(N ^ V) jrge jrge.d sign7 PC :!(N ^ V) jrlt jrlt.d sign7 PC : N ^ V jrle jrle.d sign7 PC : Z N ^ V jrugt jrugt.d sign7 PC :!Z &!C jruge jruge.d sign7 PC :!C jrult jrult.d jrule jrule.d jreq jreq.d jrne jrne.d call call.d calla calla.d ret ret.d sign7 PC : C sign7 PC : Z C sign7 PC : Z sign7 PC :!Z sign10 PC %rb imm7 %rb int imm5 intl imm5,imm3 reti reti.d brk 2-4 Seiko Epson Corporation S1C17554/564 Technical Manual

30 2 CPU retd nop halt HALT slp SLEEP ei di ld.cw %rd,%rs %rd,imm7 ld.ca %rd,%rs %rd,imm7 ld.cf %rd,%rs %rd,imm7 *1 ld.a %rs %rd [%rb] [%rb]+ [%rb]- -[%rb] %sp [%sp],[%sp+imm7] [%sp]+ [%sp]- -[%sp] imm3,imm5,imm7,imm13 sign7,sign PSR ( ) () () ( ) () () ( ) ( ) S1C17554/564 S1C17 PSR Processor Status MISC_PSR PSR PSR PSR (MISC_PSR) name Address Bit Name Function Setting Init. R/W Remarks PSR (MISC_PSR) 0x532c (16 bits) D when being read. D7 5 PSRIL[2:0] PSR interrupt level (IL) bits to 0x7 R D4 PSRIE PSR interrupt enable (IE) bit 1 1 (enable) 0 0 (disable) 0 R D3 PSRC PSR carry (C) flag 1 1 (set) 0 0 (cleared) 0 R D2 PSRV PSR overflow (V) flag 1 1 (set) 0 0 (cleared) 0 R D1 PSRZ PSR zero (Z) flag 1 1 (set) 0 0 (cleared) 0 R D0 PSRN PSR negative (N) flag 1 1 (set) 0 0 (cleared) 0 R D[15:8] D[7:5] D4 Reserved PSRIL[2:0]: PSR Interrupt Level (IL) Bits PSR IL : PSRIE: PSR Interrupt Enable (IE) Bit PSR IE 1 R : 1 0 R : 0 S1C17554/564 Technical Manual Seiko Epson Corporation 2-5

31 2 CPU D3 D2 D1 D0 PSRC: PSR Carry (C) Flag Bit PSR C 1 R : 1 0 R : 0 PSRV: PSR Overflow (V) Flag Bit PSR V 1 R : 1 0 R : 0 PSRZ: PSR Zero (Z) Flag Bit PSR Z 1 R : 1 0 R : 0 PSRN: PSR Negative (N) Flag Bit PSR N 1 R : 1 0 R : S1C17554/564 IDIR CPU Processor ID (IDIR) name Address Bit Name Function Setting Init. R/W Remarks Processor ID (IDIR) 0xffff84 D7 0 IDIR[7:0] Processor ID 0: S1C17 Core 0 0 R ID S1C17 ID Seiko Epson Corporation S1C17554/564 Technical Manual

32 3, 3, 3.1 S1C17554/564 0xff ffff 0xff fc00 0xff fbff fff fff fff fff ff fff 0 3fc I/O (1K ) Flash (128K ) ( : 16 ) 2 (4K ) 1 (1K ) RAM (64 ) RAM (16K ) ( : 32 ) 0x5500 0x5fff 0x5480 0x54ff Flash 0x5400 0x547f 16 PWM Ch.0 3 0x53a0 0x53ff 0x5380 0x539f A/D 0x5360 0x537f 0x5340 0x535f IR 0x5320 0x533f MISC 0x52c0 0x531f 0x52a0 0x52bf MUX 0x5280 0x529f 0x5200 0x527f P 0x5140 0x51ff 0x5120 0x513f (S1C17564) 0x5100 0x511f 0x50c0 0x50ff USI Ch.0 1(S1C17564) 0x50a0 0x50bf 0x5060 0x509f 0x5040 0x505f 0x5020 0x503f 0x5000 0x501f 0x43c0 0x43ff 0x4380 0x43bf 0x4360 0x437f 0x4340 0x435f 0x4320 0x433f 0x42e0 0x431f 0x4280 0x42df 0x4220 0x427f 0x4200 0x421f 0x4140 0x41ff 0x4100 0x413f 0x4040 0x40ff 0x4020 0x403f 0x4000 0x401f 3.1 S1C17554/564 SPI Ch.1 2 I 2 C I 2 C SPI Ch.0 16 Ch.1 16 Ch Ch.0 UART Ch.0 1 MISC ( ) (16 ) (16 ) (16 ) (16 ) (16 ) (8 ) (8 ) (8 ) (8 ) (8 ) (8 ) (8 ) (8 ) (16 ) (16 ) (16 ) (16 ) (16 ) (16 ) (16 ) (16 ) (8 ) (8 ) 3.1 CPU CLG Flash1 Flash/ : 1 = 1 Flash : 1 = 1 3 Flash : 1 = 2 4 CPU S1C17554/564 Technical Manual Seiko Epson Corporation 3-1

33 3, CPU * * * 1 * 32 8 S1C PSR / S1C Flash Flash RAM RAM Flash Flash 0x80007fff128K Flash4K 32 0x8000 ITC MISC_TTBRL/MISC_TTBRH Flash S1C17554/564 FlashICDmini / Flash2 16K 000 CPU Seiko Epson Corporation S1C17554/564 Technical Manual

34 3, Flash Protect Bits Address Bit Function Setting Init. R/W Remarks 7ffc (16 bits) 7ffe (16 bits) D15 8 D7 1 1 R/W Always set to 1. D6 Flash write-protect bit for fff 1 Writable 0 Protected 1 R/W D5 Flash write-protect bit for c000 ffff 1 Writable 0 Protected 1 R/W D4 Flash write-protect bit for 8000 bfff 1 Writable 0 Protected 1 R/W D3 Flash write-protect bit for fff 1 Writable 0 Protected 1 R/W D2 Flash write-protect bit for fff 1 Writable 0 Protected 1 R/W D1 Flash write-protect bit for 0xc000 0xffff 1 Writable 0 Protected 1 R/W D0 Flash write-protect bit for 0x8000 0xbfff 1 Writable 0 Protected 1 R/W D15 8 D7 Flash data-read-protect bit for fff 1 Readable 0 Protected 1 R/W D6 Flash data-read-protect bit for fff 1 Readable 0 Protected 1 R/W D5 Flash data-read-protect bit for c000 ffff 1 Readable 0 Protected 1 R/W D4 Flash data-read-protect bit for 8000 bfff 1 Readable 0 Protected 1 R/W D3 Flash data-read-protect bit for fff 1 Readable 0 Protected 1 R/W D2 Flash data-read-protect bit for fff 1 Readable 0 Protected 1 R/W D1 Flash data-read-protect bit for 0xc000 0xffff 1 Readable 0 Protected 1 R/W D0 1 1 R/W Always set to 1. : data.rodata 7ffe D0 10 Flash Flash RDWAIT[1:0]/FLASHC_WAIT FLASHC Read Wait Control (FLASHC_WAIT) name Address Bit Name Function Setting Init. R/W Remarks FLASHC Read 0x54b0 D when being read. Wait Control (FLASHC_ WAIT) (16 bits) D1 0 RDWAIT [1:0] Flash read wait cycle RDWAIT[1:0] Wait R/W 2 wait 1 wait No wait D[1:0] RDWAIT[1:0]: Flash Read Wait Cycle Bits Flash 11 no wait : 1 = 1 : 1 = 2 : 3.3 RAM RAM fff16k RAM RAM S1C17554/564 Technical Manual Seiko Epson Corporation 3-3

35 3, : RAM64fc0 fff S1C17554/564 RAM16KB 12KB 8KB 4KB 2KB 1KB 512 S1C17554/564 ROMRAM RAM IRAMSZ[2:0]/MISC_IRAMSZ IRAM Size (MISC_IRAMSZ) name Address Bit Name Function Setting Init. R/W Remarks IRAM Size 0x5326 (16 bits) (MISC_IRAMSZ) D when being read. D8 DBADR Debug base address select 1 0 0xfffc00 0 R/W D7 0 when being read. D6 4 IRAMACTSZ IRAM actual size 0x6 (= 16KB) 0x6 R [2:0] D3 0 when being read. D2 0 IRAMSZ[2:0] IRAM size select IRAMSZ[2:0] Size 0x6 R/W 0x7 0x6 0x5 0x4 16KB 512B 1KB 2KB 4KB 8KB 12KB D[6:4] D[2:0] IRAMACTSZ[2:0]: IRAM Actual Size Bits RAM : 0x6 IRAMSZ[2:0]: IRAM Size Select Bits RAM RAM IRAMSZ[2:0] 0x7 0x6 0x5 0x4 RAM Reserved 16KB 512B 1KB 2KB 4KB 8KB 12KB : 0x6 : MISC_IRAMSZ MISC_PROT0x96 MISC_IRAMSZ MISC_PROT0x x4000 1K0x5000 4K I/O Appendix I/O 3-4 Seiko Epson Corporation S1C17554/564 Technical Manual

36 3, x4000~ 0x I/O MISCMISC, 8 UART UART, 8 16 T16F, T16, 16 ITC, 16 SPI SPI, 16 I 2 CI2CM, 16 I 2 CI2CS, x5000~ 0x I/O CT, 8 SWT, 8 WDT, 8 CLG, 8 USI, 8 S1C17564 VD1, 8 S1C17564 & MUX P, 8 MISCMISC, 16 IR REMC, 16 A/DADC10, PWMT16A, 16 Flash FLASHC, S1C17 I/O 0xfffc00 0xffffff 1KCPU I/OI/O I/OS1C17 I/O S1C17 I/O 0xffff84 IDIR Processor ID ID 0xffff90 DBRAM Debug RAM Base RAM 0xffffa0 DCR Debug Control 0xffffb4 IBAR1 Instruction Break Address 1 #1 0xffffb8 IBAR2 Instruction Break Address 2 #2 0xffffbc IBAR3 Instruction Break Address 3 #3 0xffffd0 IBAR4 Instruction Break Address 4 #4 IDIR CPU DBG S1C17 S1C17 S1C17554/564 Technical Manual Seiko Epson Corporation 3-5

37 LV DD CPULVDD VSS VSS GND LVDD LVDD = 1.65V 1.95V VSS = GND LVDD VSS + GND S1C V 3.3V 5V 1.8VLVDD 4.2 I/OHVDD HVDD VSS GND HVDD HVDD = 1.65V 5.5V VSS = GND HVDD : OSC3 OSC1 LVDD P00 P03 AIN0 AIN3AVDD AVDD A/D HVDD AVDD VSS GND AVDD AVDD = 2.7V 5.5V VSS = GND AVDD = 1.65V 5.5V VSS = GND A/D A/D : A/D AVDD HVDD 1.65V AVDD HVDD P00 P03 AIN0 AIN3AVDDA/DP00 P03 A/D A/D 4.4 Flash VPP Flash /Flash /VSS GND VPP VPP = 7V VSS = GND VPP = 7.5V VSS = GND : VPP S1C17554/564 Technical Manual Seiko Epson Corporation 4-1

38 4 4.5 S1C17564 S1C V VIN : 2.0V 5.5V VOUT : 1.8V VIN HVDD AVDD REGEN1.8V Typ. VOUTLVDD 32kHz HALT SLEEP 4.6 S1C x5121 VD1_CTL VD1 Control S1C17564 : Reserved 0 1 VD1 Control (VD1_CTL) name Address Bit Name Function Setting Init. R/W Remarks VD1 Control 0x5121 D7 2 0 when being read. (VD1_CTL) D1 0 VD1ECO [1:0] Regulator operation mode select VD1ECO[1:0] Mode R/W S1C17564 Auto-control Economy Normal D[7:2] D[1:0] Reserved VD1ECO[1:0]: Regulator Operation Mode Select Bits VD1ECO[1:0] Reserved : OSC1VD1ECO[1:0] VD1ECO[1:0] slp VD1ECO[1:0] IOSC OSC3 SLEEP OSC1 OSC1 4-2 Seiko Epson Corporation S1C17554/564 Technical Manual

39 4 4.7 : LVDD HVDD I/O, AVDD A/D LVDD, HVDD I/O, AVDD A/D : HVDD : HVDD I/O, AVDD A/D LVDD HVDD I/O, AVDD A/D, LVDD : LVDDHVDDI/O LVDD 1 LVDD HVDD AVDD 1 HVDD AVDD CMOS CMOS IC PNPN HVDD VSS HVDD HVDD VSS 1 VSS 2 3 HVDD AVDD VSS 4 S1C17554/564 Technical Manual Seiko Epson Corporation 4-3

40 S1C17554/ #RESET 2 P0P00 P #RESET P00 P01 P02 P03 P0 ( ) WDT CPU CPU #RESET #RESET Low S1C17554/564 #RESETLow AC #RESET Low HighCPU #RESET P0 P00 P03Low P : P S1C17554/564 CPU 4 CPU NMI WDTMD/WDT_ST1 WDTMD 0 NMI WDT S1C17554/564 Technical Manual Seiko Epson Corporation 5-1

41 5 : #RESET * 8 Flash16 CPU CPUOSC3 IOSC S1C17564 * : SLEEP OSC3/IOSC(*) #RESET (*) (8) Flash (16) * S1C17554: OSC3 1,024OSC3 S1C17564: IOSC64IOSC 5.3 CPU R0 R7: PSR: = 0 SP: PC: RAM Appendix I/O 5-2 Seiko Epson Corporation S1C17554/564 Technical Manual

42 6 ITC 6 ITC 6.1 ITC ITC S1C17 ITC P00 P P10 P P20 P P30 P P40 P P50 P55 6 * S1C17554 WCSP PWM Ch PWM Ch PWM Ch PWM Ch Ch.0&Ch Ch Ch Ch USI Ch.0&Ch.16 * S1C UART Ch UART Ch IR3 21. SPI Ch SPI Ch SPI Ch I 2 C I 2 C3 26. A/D 2 8 ITC / S1C17554/564 Technical Manual Seiko Epson Corporation 6-1

43 6 ITC S1C17 1 n 1 n NMI S1C S1C17554/ No./ No. 0 (0) TTBR + 0 #RESETLow 1 *2 1 (1) TTBR (0xfffc00) brk 3 2 (2) TTBR + 8 NMI *2 4 3 (3) TTBR + c C 4 (4) TTBR + 0 P0 P00~P03 *1 5 (5) TTBR + 4 P1 P10~P17 6 (6) TTBR Hz 10Hz 1Hz 7 (7) TTBR + c 32Hz 8Hz 2Hz 1Hz 8 (8) TTBR PWM Ch.2 A/B A/B A/B 9 (9) TTBR + 4 P4 P40~P45 10 (a) TTBR + 8 SPI Ch.2 11 (b) TTBR + c 16 PWM Ch.0 A/B A/B A/B 12 (c) TTBR Ch.0&Ch.1 USI Ch.0&Ch.1 Ch.0 Ch.1 Ch.0 Ch.0 Ch.0 Ch.1 Ch.1 Ch.1 13 (d) TTBR Ch Seiko Epson Corporation S1C17554/564 Technical Manual

44 6 ITC No./ No. 14 (e) TTBR Ch.1 15 (f) TTBR + c 16 Ch.2 16 PWM Ch.3 A/B A/B A/B 16 (0) TTBR + 0x40 UART Ch.0 17 (1) TTBR + 0x44 UART Ch.1 18 (2) TTBR + 0x48 SPI Ch.0 19 (3) TTBR + 0x4c I 2 C 20 (4) TTBR + 0x50 IR SPI Ch.1 21 (5) TTBR + 0x54 16 PWM Ch.1 A/B A/B A/B 22 (6) TTBR + 0x58 A/D 23 (7) TTBR + 0x5c P5 P50~P55 24 (8) TTBR + 0x60 P2 P20~P27 25 (9) TTBR + 0x64 P3 P30~P37 26 (a) TTBR + 0x68 I 2 C 27 (b) TTBR + 0x6c : : : : 31 (f) TTBR + 0x7c *1 *1 *2 NMI 4 26 S1C17554/ : 16 Ch.0/Ch.1 USI Ch.0/Ch.1 15: 16 Ch.2 16 PWM Ch.3 20: IR SPI Ch.1 OR ITC MISC_TTBRL MISC_TTBRH TTBR MISC_TTBRL/MISC_TTBRH0x8000 MISC_TTBRL S1C17554/564 Technical Manual Seiko Epson Corporation 6-3

45 6 ITC Vector Table Address Low/High s (MISC_TTBRL, MISC_TTBRH) name Address Bit Name Function Setting Init. R/W Remarks Vector Table 0x5328 D15 8 TTBR[15:8] Vector table base address A[15:8] 0xff 0x80 R/W Address Low (MISC_TTBRL) (16 bits) D7 0 TTBR[7:0] Vector table base address A[7:0] (fixed at 0) R Vector Table Address High (MISC_TTBRH) 0x532a (16 bits) D when being read. D7 0 TTBR[23:16] Vector table base address A[23:16] 0xff R/W : MISC_TTBRL/MISC_TTBRH MISC_PROT0x96 MISC_TTBRL/MISC_TTBRH MISC_PROT0x ITCS1C17 0 1ITC : PSR reti ITC ITC S1C ITC S1C17 ILPSR S1C ITC 00S1C17 ITC 07 ITCITC S1C S1C17 ITCS1C17 S1C17 ITC 6-4 Seiko Epson Corporation S1C17554/564 Technical Manual

46 6 ITC P0 ILV0[2:0] D[2:0]/ITC_LV0 0x4306 P1 ILV1[2:0] D[10:8]/ITC_LV0 0x4306 ILV2[2:0] D[2:0]/ITC_LV1 0x4308 ILV3[2:0] D[10:8]/ITC_LV1 0x PWM Ch.2 ILV4[2:0] D[2:0]/ITC_LV2 0x430a P4 ILV5[2:0] D[10:8]/ITC_LV2 0x430a SPI Ch.2 ILV6[2:0] D[2:0]/ITC_LV3 0x430c 16 PWM Ch.0 ILV7[2:0] D[10:8]/ITC_LV3 0x430c 16 Ch.0 & Ch.1 / ILV8[2:0] D[2:0]/ITC_LV4 0x430e USI Ch.0 & Ch.1 16 Ch.0 ILV9[2:0] D[10:8]/ITC_LV4 0x430e 16 Ch.1 ILV10[2:0] D[2:0]/ITC_LV5 0x Ch.2 / ILV11[2:0] D[10:8]/ITC_LV5 0x PWM Ch.3 UART Ch.0 ILV12[2:0] D[2:0]/ITC_LV6 0x4312 UART Ch.1 ILV13[2:0] D[10:8]/ITC_LV6 0x4312 SPI Ch.0 ILV14[2:0] D[2:0]/ITC_LV7 0x4314 I 2 C ILV15[2:0] D[10:8]/ITC_LV7 0x4314 IR / SPI Ch.1 ILV16[2:0] D[2:0]/ITC_LV8 0x PWM Ch.1 ILV17[2:0] D[10:8]/ITC_LV8 0x4316 A/D ILV18[2:0] D[2:0]/ITC_LV9 0x4318 P5 ILV19[2:0] D[10:8]/ITC_LV9 0x4318 P2 ILV20[2:0] D[2:0]/ITC_LV10 0x431a P3 ILV21[2:0] D[10:8]/ITC_LV10 0x431a I 2 C ILV22[2:0] D[2:0]/ITC_LV11 0x431c S1C17 S1C17 PSR S1C17IE1 PSR IL NMI 1 S1C17 S1C17S1C17 1 PSR PC 2 PSR IE0 3 PSR ILNMI 4 PC 2 S1C17554/564 Technical Manual Seiko Epson Corporation 6-5

47 6 ITC IE1 3IL retipsr 6.4 NMI S1C17554/564NMI NMI S1C17 NMI WDT 6.5 S1C17 int imm5またはintl imm5,imm3 命 令 を 使 用 することによって imm50 31 intlimm3 PSR IL HALT, SLEEP HALT SLEEP CPU ITC CPU NMI : ITC CPU HALT SLEEP CPU halt slp ITC HALT SLEEP Appendix HALT SLEEP CLG ITC 0x4306 ITC_LV0 Interrupt Level Setup 0 P0 P1 0x4308 ITC_LV1 Interrupt Level Setup 1 SWT CT 0x430a ITC_LV2 Interrupt Level Setup 2 T16A Ch.2 P4 0x430c ITC_LV3 Interrupt Level Setup 3 SPI Ch.2 T16A Ch.0 0x430e ITC_LV4 Interrupt Level Setup 4 T16F Ch.0 & Ch.1/USI Ch.0 & Ch.1 T16 Ch.0 0x4310 ITC_LV5 Interrupt Level Setup 5 T16 Ch.1 T16 Ch.2/T16A Ch.3 0x4312 ITC_LV6 Interrupt Level Setup 6 UART Ch.0 Ch.1 0x4314 ITC_LV7 Interrupt Level Setup 7 SPI Ch.0 I2CM 0x4316 ITC_LV8 Interrupt Level Setup 8 REMC/SPI Ch.1 T16A Ch.1 0x4318 ITC_LV9 Interrupt Level Setup 9 ADC10 P5 0x431a ITC_LV10 Interrupt Level Setup 10 P2 P3 0x431c ITC_LV11 Interrupt Level Setup 11 I2CS ITC 16 : Reserved Seiko Epson Corporation S1C17554/564 Technical Manual

48 6 ITC Interrupt Level Setup x (ITC_LVx) name Address Bit Name Function Setting Init. R/W Remarks Interrupt Level 0x4306 Setup x (ITC_LVx) 0x431c (16 bits) D[15:11], D[7:3] Reserved D when being read. D10 8 ILVn[2:0] INTn (1, 3,... 21) interrupt level 0 to 7 R/W D7 3 0 when being read. D2 0 ILVn[2:0] INTn (0, 2,... 22) interrupt level 0 to 7 R/W D[10:8], D[2:0] ILVn[2:0]: INTn Interrupt Level Bits (n = 0~22) 0 7: S1C17PSR IL ITC ITC ITC_LVx0x4306 0x431c S1C17 S1C17 ITCS1C17 S1C17 ITC ITC_LV0 0x4306 ILV0[2:0] D[2:0] P0 ILV1[2:0] D[10:8] P1 ITC_LV1 0x4308 ILV2[2:0] D[2:0] ILV3[2:0] D[10:8] ITC_LV2 0x430a ILV4[2:0] D[2:0] 16 PWM Ch.2 ILV5[2:0] D[10:8] P4 ITC_LV3 0x430c ILV6[2:0] D[2:0] SPI Ch.2 ILV7[2:0] D[10:8] 16 PWM Ch.0 ITC_LV4 0x430e ILV8[2:0] D[2:0] 16 Ch.0 & Ch.1 / USI Ch.0 & Ch.1 ILV9[2:0] D[10:8] 16 Ch.0 ITC_LV5 0x4310 ILV10[2:0] D[2:0] 16 Ch.1 ILV11[2:0] D[10:8] 16 Ch.2 / 16 PWM Ch.3 ITC_LV6 0x4312 ILV12[2:0] D[2:0] UART Ch.0 ILV13[2:0] D[10:8] UART Ch.1 ITC_LV7 0x4314 ILV14[2:0] D[2:0] SPI Ch.0 ILV15[2:0] D[10:8] I 2 C ITC_LV8 0x4316 ILV16[2:0] D[2:0] IR / SPI Ch.1 ILV17[2:0] D[10:8] 16 PWM Ch.1 ITC_LV9 0x4318 ILV18[2:0] D[2:0] A/D ILV19[2:0] D[10:8] P5 ITC_LV10 0x431a ILV20[2:0] D[2:0] P2 ILV21[2:0] D[10:8] P3 ITC_LV11 0x431c ILV22[2:0] D[2:0] I 2 C ILV23[2:0] D[10:8] Reserved S1C17554/564 Technical Manual Seiko Epson Corporation 6-7

49 7 CLG 7 CLG : IOSC S1C17564S1C17554 IOSC 7.1 CLG S1C17 CLG - IOSC: 2/4/8/12MHz typ. * - OSC3: 24MHz max. / - OSC1: kHz typ. IOSC* OSC3 OSC1 CPU CCLK CCLK 1/1 1/2 1/4 1/8 CPU RUN HALT SLEEP On/Off SLEEP SLEEP IOSC On IOSC* CLG * S1C17564 OSC3 OSC4 OSC1 OSC2 FOUTA FOUTB IOSC (2/4/8/12MHz) OSC3 (24MHz) OSC1 (32.768kHz) FOUTA FOUTB S1C17564 IOSC OSC3 IOSC OSC3 OSC1 OSC1 OSC SLEEP, wakeup (1/1~1/8) CLG HALT CCLK PCLK 256Hz S1C17,, CT/SWT/WDT ITC, T16, T16F, SPI, USI, I2CM, I2CS, UART, P, MISC, VD1, ADC, REMC CT, SWT, WDT T16A, UART CLG HALT SLEEP Appendix S1C17554/564 Technical Manual Seiko Epson Corporation 7-1

50 7 CLG 7.2 CLG CLG CLG I/O OSC1 I 1 OSC kHz OSC1 OSC2 O 1 OSC kHz OSC3 I 1 OSC3 max. 24MHz OSC3 OSC4 O 1 OSC3 max. 24MHz FOUTA O 1 FOUTA IOSC/OSC3OSC1 FOUTB O 1 FOUTB IOSC/OSC3OSC1 CLG FOUTA FOUTB CLG (P) 7.3 S1C17554 CLG 2 OSC3 OSC1 S1C17564 CLG 3 IOSC OSC3 OSC1OSC3IOSCS1C17 OSC1 S1C17554 OSC3 S1C17564 IOSC On/OffIOSC OSC3OSC IOSC OSC3 OSC1 S1C17554 S1C17564 OSC3 : On : Off : On : Off : Off OSC3 OSC OSC3 OSC3 OSC4X tal3 Ceramic Rf3 OSC3 OSC4 VSS 2 CG3 CD3 OSC4 LVDD 50% OSC3 IOSC 7-2 Seiko Epson Corporation S1C17554/564 Technical Manual

51 7 CLG VSS CG3 Rf3 CD3 OSC3 OSC4 X'tal3 or Ceramic (1) / OSC3EN SLEEP fosc3 OSC3WT[1:0] OSC3WCE LVDD VSS OSC3 N.C. OSC4 (2) OSC3 OSC3EN SLEEP fosc3 OSC3WT[1:0] OSC3WCE OSC3 On/Off OSC3OSC3EN/CLG_CTL1 0 SLEEPOSC3 OSC3EN OSC OSC3 OSC3EN OSC3 S1C On S1C Off OSC3On OSC3 OSC (OSC3EN/IOSCEN/OSC1EN) (fosc3/fiosc/fosc1) OSC3 OSC3WT[1:0]/CLG_CTL4 S1C17554/564 Technical Manual Seiko Epson Corporation 7-3

52 7 CLG OSC3 OSC3WT[1:0] : 1024OSC3 OSC3OnOSC3 OSC3 OSC3 OSC3 OSC3 max. + OSC3 : OSC3 OSC3 OSC3WCE/CLG_NFEN OSC3OSC3WCE = 1 OSC3 OSC3WCE OSC1 OSC kHz OSC1 16 PWM OSC3 IOSC OSC1 CG1 Rf1 OSC1 X'tal1 OSC1EN SLEEP OSC1WCE fosc1 VSS CD1 OSC2 (1) LVDD VSS OSC1 OSC1EN SLEEP OSC1WCE fosc1 N.C. OSC2 (2) OSC1 OSC1 OSC2X tal1, Typ kHz Rf1OSC1 OSC2 VSS 2 CG1 CD1 7-4 Seiko Epson Corporation S1C17554/564 Technical Manual

53 7 CLG OSC2 LVDD 50% OSC1 OSC1 On/Off OSC1OSC1EN/CLG_CTL0 1 SLEEPOSC1 OSC1EN 0 OSC1 OSC1 OSC1On OSC1 OSC1256 OSC1OnOSC1 OSC1 OSC1 OSC1 OSC1 max. + OSC1256 OSC1 OSC1WCE/CLG_NFEN OSC1OSC1WCE = 1 OSC1 OSC1WCE IOSCS1C17564 IOSC S1C17 IOSCEN IOSCWT[1:0] IOSC fiosc IOSC IOSC IOSCSEL[1:0]/CLG_IOSC IOSC IOSC On/Off IOSCSEL[1:0] IOSC typ. 2MHz 4MHz 12MHz 8MHz : IOSCIOSCEN/CLG_CTL0 1 SLEEPIOSC IOSCEN 1 IOSCOn IOSC S1C17 IOSC SLEEP SLEEP IOSCOn IOSC S1C17554/564 Technical Manual Seiko Epson Corporation 7-5

54 7 CLG IOSC 7.4 IOSCOn IOSC IOSC IOSC IOSCWT[1:0]/CLG_CTL IOSC IOSCWT[1:0] : 64IOSC CPU CPU CPU IOSC max. + IOSC64 IOSCOnIOSC IOSC IOSC LVDD IOSCWT[1:0] = IOSC IOSC max. + IOSC CLKSRC[1:0] S1C17564 fiosc fosc3 fosc S1C OSC3 OSC1 S1C IOSC OSC3 OSC1CLKSRC[1:0]/CLG_SRC S1C17554 OSC3 S1C17564 IOSC OSC CLKSRC[1:0] S1C17554 S1C17564 Reserved OSC3 OSC3 OSC1 OSC1 Reserved IOSC IOSC OSC1 OSC3 1. OSC3 OSC3WT[1:0] 2. OSC3 OSC3 OSC3WCE = 0 3. OSC3OffOn OSC3EN = 1 4. OSC3 CLKSRC[1:0] = 7-6 Seiko Epson Corporation S1C17554/564 Technical Manual

55 7 CLG 5. FOUTA/BIOSC OSC1 IOSC OSC1Off IOSC OSC3 OSC1 1. OSC1 OSC1 OSC1WCE = 0 2. OSC1On OSC1EN = 1 3. OSC1 CLKSRC[1:0] = 4. FOUTA/BIOSC OSC3 IOSC OSC3Off OSC3 OSC1 IOSC S1C IOSC IOSCWT[1:0] 2. IOSCOffOn IOSCEN = 1 3. IOSC CLKSRC[1:0] = 4. FOUTA/BOSC3 OSC1 OSC3 OSC1Off : CLKSRC[1:0] CLKSRC[1:0] S1C17554 OSC3EN OSC1EN 1 1 OSC3 OSC S1C17564 IOSCEN OSC3EN OSC1EN IOSC OSC3OSC IOSC OSC IOSC OSC OSC3 OSC1 Off CLKSRC[1:0] CLKSRC[1:0]1 S1C17564 SLEEP SLEEP IOSC On IOSCEN = 1 IOSC CLKSRC[1:0] = HALT HALT 7.5 CPU CCLK CLG S1C17 S1C17 haltclg S1C17 S1C17564 fiosc fosc3 fosc1 (1/1~1/8) HALT CCLK S1C CCLK S1C17554/564 Technical Manual Seiko Epson Corporation 7-7

56 7 CLG CCLKGR[1:0]/CLG_CCLK CCLK CCLKGR[1:0] 1/8 1/4 1/2 1/1 : CCLKhalt HALTNMI CCLK slpclg CCLK SLEEPCCLK PCLK CLG PCLK S1C17564 fiosc fosc3 fosc1 On/Off PCLK UART Ch Ch Ch.0 2 SPI Ch.0 2 USI Ch.0 1(S1C17564) I 2 C I 2 C (S1C17564) P & MUX MISC IR A/D PCLKPCKEN[1:0]/CLG_PCLK PCKEN[1:0] PCLK PCLK On Off : : PCKEN[1:0]/CLG_PCLK 7-8 Seiko Epson Corporation S1C17554/564 Technical Manual

57 7 CLG UART Ch.0 1 PCLK 1 16 Ch Ch.0 2 SPI Ch.0 2 USI Ch.0 1 S1C17564 I 2 C I 2 C S1C17564 P & MUX MISC IR A/D OSC1 PCLK PCLK 1 16 PWM OSC1 PCLK Ch.0 3 FOUTA/FOUTB IOSC/OSC3/OSC1 7.7 PCLK FOUTA, FOUTB IOSC/OSC3OSC1 OSC1 IOSC S1C17564 OSC3 FOUTA (1/1~1/4) (1/1~1/4) FOUTB FOUTA On/Off FOUTB On/Off (FOUTA ) (FOUTB ) CLG FOUTA FOUTB 2 FOUTA FOUTB FOUTA FOUTB FOUTA FOUTB P FOUTASRC[1:0]/CLG_FOUTA FOUTBSRC[1:0]/CLG_FOUTB IOSC S1C17564 OSC3 OSC FOUTASRC[1:0]/ FOUTBSRC[1:0] S1C17554 S1C17564 Reserved OSC3 OSC3 OSC1 OSC1 Reserved IOSC : S1C17554/564 Technical Manual Seiko Epson Corporation 7-9

58 7 CLG OSC3 IOSC3 FOUTAD[1:0]/CLG_FOUTA FOUTBD[1:0]/CLG_FOUTB IOSC/OSC3 FOUTAD[1:0]/FOUTBD[1:0] Reserved 1/4 1/2 1/1 : FOUTAE/CLG_FOUTA FOUTBE/CLG_FOUTB FOUTAE/FOUTBE 1 FOUTA/FOUTBFOUTA/FOUTB 0 FOUTAE (FOUTBE) FOUTA (FOUTB) FOUTA/FOUTB : FOUTA/FOUTB FOUTAE/FOUTBE On/Off CLG 0x5060 CLG_SRC Clock Source Select 0x5061 CLG_CTL Oscillation Control 0x5062 CLG_NFEN Noise Filter Enable / ON/OFF 0x5064 CLG_FOUTA FOUTA Control FOUTA 0x5065 CLG_FOUTB FOUTB Control FOUTB 0x506e CLG_IOSC IOSC Control IOSC 0x5080 CLG_PCLK PCLK Control PCLK 0x5081 CLG_CCLK CCLK Control CCLK CLG 8 : Reserved 0 1 Clock Source Select (CLG_SRC) name Address Bit Name Function Setting Init. R/W Remarks Clock Source 0x5060 D7 2 0 when being read. Select (CLG_SRC) D1 0 CLKSRC[1:0] System clock source select CLKSRC[1:0] Clock source R/W S1C17554 Clock Source Select (CLG_SRC) S1C x5060 OSC3 OSC1 D7 2 0 when being read. D1 0 CLKSRC[1:0] System clock source select CLKSRC[1:0] Clock source R/W OSC3 OSC1 IOSC D[7:2] Reserved 7-10 Seiko Epson Corporation S1C17554/564 Technical Manual

59 7 CLG D[1:0] CLKSRC[1:0]: System Clock Source Select Bits CLKSRC[1:0] S1C17554 S1C17564 Reserved OSC3 OSC3 OSC1 OSC1 Reserved IOSC IOSC OSC3 OSC1 IOSC OSC3 : CLKSRC[1:0] CLKSRC[1:0] S1C17554 OSC3EN OSC1EN 1 1 OSC3 OSC S1C17564 IOSCEN OSC3EN OSC1EN IOSC OSC3OSC IOSC OSC IOSC OSC OSC3 OSC1 Off CLKSRC[1:0] CLK- SRC[1:0]1 S1C17564 SLEEP SLEEPIOSCOn IOSCEN = 1 IOSC CLKSRC[1:0] = HALT HALT Oscillation Control (CLG_CTL) name Address Bit Name Function Setting Init. R/W Remarks Oscillation 0x5061 D7 6 0 when being read. Control (CLG_CTL) D5 4 OSC3WT[1:0] OSC3 wait cycle select OSC3WT[1:0] Wait cycle R/W S1C17554 Oscillation Control (CLG_CTL) S1C x cycles 256 cycles 512 cycles 1024 cycles D3 2 0 when being read. D1 OSC1EN OSC1 enable 1 Enable 0 Disable 0 R/W D0 OSC3EN OSC3 enable 1 Enable 0 Disable 1 R/W D7 6 IOSCWT[1:0] IOSC wait cycle select IOSCWT[1:0] Wait cycle R/W 8 cycles 16 cycles 32 cycles 64 cycles D5 4 OSC3WT[1:0] OSC3 wait cycle select OSC3WT[1:0] Wait cycle R/W 128 cycles 256 cycles 512 cycles 1024 cycles D3 0 when being read. D2 IOSCEN IOSC enable 1 Enable 0 Disable 1 R/W D1 OSC1EN OSC1 enable 1 Enable 0 Disable 0 R/W D0 OSC3EN OSC3 enable 1 Enable 0 Disable 0 R/W S1C17554/564 Technical Manual Seiko Epson Corporation 7-11

タイマ ウォッチドッグタイマ (WDT) NMI, またはウォッチドッグタイマリセットを 生 成 リアルタイムクロック (RTCA) 128~1 Hz カウンタ 秒 / 分 / 時 / 日 / 曜 日 / 月 / 年 カウンタ 1 秒 補 正 のための 論 理 緩 急 機 能 アラーム 機 能 スト

タイマ ウォッチドッグタイマ (WDT) NMI, またはウォッチドッグタイマリセットを 生 成 リアルタイムクロック (RTCA) 128~1 Hz カウンタ 秒 / 分 / 時 / 日 / 曜 日 / 月 / 年 カウンタ 1 秒 補 正 のための 論 理 緩 急 機 能 アラーム 機 能 スト (rev 1.00) 16-bit Single Chip Microcontroller 1.2 V からの 低 電 圧 動 作 に 対 応 し アルカリ 酸 化 銀 ボタン 電 池 1 個 での 動 作 を 実 現 HALT 0.5μA の 超 低 消 費 電 力 のスタンバイ 動 作 を 実 現 最 大 30SEG 8COM の LCD ドライバ 内 蔵 R/F 変 換 器 4ch 内 蔵 で

More information

A Responsive Processor for Parallel/Distributed Real-time Processing

A Responsive Processor for Parallel/Distributed Real-time Processing E-mail: yamasaki@{ics.keio.ac.jp, etl.go.jp} http://www.ny.ics.keio.ac.jp etc. CPU) I/O I/O or Home Automation, Factory Automation, (SPARC) (SDRAM I/F, DMAC, PCI, USB, Timers/Counters, SIO, PIO, )

More information

mbed祭りMar2016_プルアップ.key

mbed祭りMar2016_プルアップ.key 1 2 4 5 Table 16. Static characteristics (LPC1100, LPC1100L series) continued T amb = 40 C to +85 C, unless otherwise specified. Symbol Parameter Conditions Min Typ [1] Max Unit Standard port pins, RESET

More information

Untitled

Untitled R1LV0816ABG -5SI, 7SI 8Mb Advanced LPSRAM (512k word x 16bit) RJJ03C0295-0100 Rev.1.00 2009.12.14 R1LV0816ABG 0.15µm CMOS 524,288 16 RAM TFT R1LV0816ABG R1LV0816ABG 7.5mm 8.5mm BGA (f-bga [0.75mm, 48 ])

More information

プロセッサ・アーキテクチャ

プロセッサ・アーキテクチャ 2. NII51002-8.0.0 Nios II Nios II Nios II 2-3 2-4 2-4 2-6 2-7 2-9 I/O 2-18 JTAG Nios II ISA ISA Nios II Nios II Nios II 2 1 Nios II Altera Corporation 2 1 2 1. Nios II Nios II Processor Core JTAG interface

More information

「FPGAを用いたプロセッサ検証システムの製作」

「FPGAを用いたプロセッサ検証システムの製作」 FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4

More information

1 142

1 142 7 1 2 3 4 5 6 7 8 1 142 PhoenixBIOS Setup Utility MainSystem DevicesSecurityPowerOthersBootExit System Time: [XX:XX:XX] Item Specific Help System Date: [XX/XX/XXXX] Floppy Drive: 1.44MB, 3 1 / 2" Hard

More information

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux

More information

ディジタルシステム設計

ディジタルシステム設計 Z80 Z80 Z80 Z80 ROM RAM I/O 8255 8251 Z80PIO Z80CTC Z80SIO R C L Tr OP TTL MCB Z MC Z Z80 Z80 TMPZ84015BF KL5C8012 64180 H8 H8 PIC Microchip Technology PIC Z80 F A A' ALU B D H C E L IX IY SP PC C E L

More information

1

1 PalmGauss SC PGSC-5G Instruction Manual PalmGauss SC PGSC-5G Version 1.01 PalmGauss SC PGSC5G 1.... 3 2.... 3 3.... 3 3.1... 3 3.2... 3 3.3 PalmGauss... 4 3.4... 4 3.4.1 (Fig. 4)... 4 3.4.2 (Fig. 5)...

More information

PLQ-20 取扱説明書 詳細編

PLQ-20 取扱説明書 詳細編 2013 Seiko Epson Corporation. All rights reserved. o n h o n n A B o C h h n h A B n C n n A B C A B C A B C D E A B C D E h o h B n C A D E F G n A C B n A B C D C n A B D F G H E n A B D C E F n A h

More information

AD5934 R I MCLK AVDD DVDD DAC R OUT VOUT SCL SDA Z(ω) AD5934 RFB LPF VDD/2 VIN AGND DGND 5325-1 SDA t 9 t 3 t 1 t 11 t 4 SCL t 4 t6 t 2 t 5 t 7 t 1 t 8 5325-2 NC 1 NC 2 NC 3 RFB 4 VIN 5 VOUT 6 NC 7

More information

10ビットPWM機能によるデューティパルス出力

10ビットPWM機能によるデューティパルス出力 お 客 様 各 位 カタログ 等 資 料 中 の 旧 社 名 の 扱 いについて 2010 年 4 月 1 日 を 以 ってNECエレクトロニクス 株 式 会 社 及 び 株 式 会 社 ルネサステクノロジ が 合 併 し 両 社 の 全 ての 事 業 が 当 社 に 承 継 されております 従 いまして 本 資 料 中 には 旧 社 名 での 表 記 が 残 っておりますが 当 社 の 資 料 として

More information

DRAM SRAM SDRAM (Synchronous DRAM) DDR SDRAM (Double Data Rate SDRAM) DRAM 4 C Wikipedia 1.8 SRAM DRAM DRAM SRAM DRAM SRAM (256M 1G bit) (32 64M bit)

DRAM SRAM SDRAM (Synchronous DRAM) DDR SDRAM (Double Data Rate SDRAM) DRAM 4 C Wikipedia 1.8 SRAM DRAM DRAM SRAM DRAM SRAM (256M 1G bit) (32 64M bit) 2016.4.1 II ( ) 1 1.1 DRAM RAM DRAM DRAM SRAM RAM SRAM SRAM SRAM SRAM DRAM SRAM SRAM DRAM SRAM 1.2 (DRAM, Dynamic RAM) (SRAM, Static RAM) (RAM Random Access Memory ) DRAM 1 1 1 1 SRAM 4 1 2 DRAM 4 DRAM

More information

RMWV3216A Series Datasheet

RMWV3216A Series Datasheet 32Mbit 低 消 費 電 力 SRAM (2M word 16bit) R10DS0259JJ0100 Rev.1.00 概 要 RMWV3216A シリーズは 2,097,152 ワード 16 ビット 構 成 の 32M ビットスタティック RAM です Advanced LPSRAM 技 術 を 採 用 し 高 密 度 高 性 能 低 消 費 電 力 を 実 現 しております したがって RMWV3216A

More information

R1LV0816ASB データシート

R1LV0816ASB データシート R1LV0816ASB 5SI, 7SI 8Mb Advanced LPSRAM (512k word x 16bit) RJJ03C0292-0100 Rev.1.00 2009.11.30 概 要 R1LV0816ASB は シリコンゲート 0.15µm CMOS プロセス 技 術 を 用 いた 524,288 語 16 ビット 構 成 を 持 ち 単 一 電 源 で 動 作 する 非 同 期

More information

LP-S8160 LP-S7160 LP-S6160

LP-S8160 LP-S7160 LP-S6160 NPD5266-00 2015 Seiko Epson Corporation. All rights reserved. A B K L N N N N N A B C D N N N N N N N N N N N E F A B G N A B C L D K L K C K A D B D B E G H N K L K F A B C K D E K F N K L

More information

LP-M8040シリーズ

LP-M8040シリーズ NPD4928-01 2013 Seiko Epson Corporation. All rights reserved. A B K L N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N L L N N N N B K N N L A N C D B C E E K G F H I N N

More information

RMLV0816BGBG Datasheet

RMLV0816BGBG Datasheet 8Mbit 低 消 費 電 力 SRAM (512k word 16bit) R10DS0229JJ0200 Rev.2.00 概 要 RMLV0816BGBG は 524,288 ワード 16 ビット 構 成 の 8M ビットスタティック RAM です Advanced LPSRAM 技 術 を 採 用 し 高 密 度 高 性 能 低 消 費 電 力 を 実 現 しております したがって RMLV0816BGBG

More information

SC-85X2取説

SC-85X2取説 I II III IV V VI .................. VII VIII IX X 1-1 1-2 1-3 1-4 ( ) 1-5 1-6 2-1 2-2 3-1 3-2 3-3 8 3-4 3-5 3-6 3-7 ) ) - - 3-8 3-9 4-1 4-2 4-3 4-4 4-5 4-6 5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9 5-10 5-11

More information

<4D6963726F736F667420506F776572506F696E74202D208376838C835B83938365815B835683878393312E707074205B8CDD8AB78382815B83685D>

<4D6963726F736F667420506F776572506F696E74202D208376838C835B83938365815B835683878393312E707074205B8CDD8AB78382815B83685D> i i vi ii iii iv v vi vii viii ix 2 3 4 5 6 7 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

More information

I

I I II III IV V VI VII VIII IX X XI XII XIII XIV 1. 2 3 4 5 2. 6 7 8 3. 1 2 3 9 4 5 10 6 11 4. 1 2 3 1 2 12 1 2 3 1 2 3 13 14 1 2 1 15 16 1. 20 1 21 1 22 23 1 2 3 4 24 1 2 ok 25 1 2 26 1 2 3 27 2. 28

More information

Triple 2:1 High-Speed Video Multiplexer (Rev. C

Triple 2:1 High-Speed Video Multiplexer (Rev. C www.tij.co.jp OPA3875 µ ± +5V µ RGB Channel OPA3875 OPA3875 (Patented) RGB Out SELECT ENABLE RED OUT GREEN OUT BLUE OUT 1 R G B RGB Channel 1 R1 G1 B1 X 1 Off Off Off 5V Channel Select EN OPA875 OPA4872

More information

困ったときのQ&A

困ったときのQ&A ii iii iv NEC Corporation 1997 v P A R T 1 vi vii P A R T 2 viii P A R T 3 ix x xi 1P A R T 2 1 3 4 1 5 6 1 7 8 1 9 1 2 3 4 10 1 11 12 1 13 14 1 1 2 15 16 1 2 1 1 2 3 4 5 17 18 1 2 3 1 19 20 1 21 22 1

More information

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp)

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp) LM9822 LM9822 3 Channel 42-Bit Color Scanner Analog Front End Literature Number: JAJS680 LM9822 3 42 LM9822 AFE CIS CCD CDS / LM9822 14 6MHz ADC 600 / CCD CDS CCD CIS TTL/CMOS 14 6MHz 5V 5% I/O 3.3V 10%

More information

1 122

1 122 6 1 2 3 4 5 6 1 122 PhoenixBIOS Setup Utility MainAdvancedSecurityPowerExit MainSystem DevicesSecurityBootExit System Time: [XX:XX:XX] [XX:XX:XX] System Date: [XX/XX/XX] [XX/XX/XXXX] Item Specific Help

More information

1 2

1 2 1 1 2 3 1 2 3 4 5 2 3 4 4 1 2 3 4 5 5 5 6 1 1 2 3 1 8 1 3 1 9 2 10 2 3 1 11 2 12 13 3 1 2 2 14 2 3 1 15 2 16 2 3 1 17 2 18 2 3 1 19 3 20 3 3 1 21 3 22 3 3 1 23 3 24 3 3 1 25 3 26 3 3 1 27 3 28 3 3 1 29

More information

目 次 1. 適 用... 2 2. 製 品 仕 様... 2 2-1.タッチパネルボード 仕 様... 2 2-3. 電 気 仕 様... 3 2-3-1. 最 大 絶 対 定 格... 3 2-3-2.DC 特 性... 3 2-4.コネクタピンアサイン... 5 2-4-1.コネクタ 情 報.

目 次 1. 適 用... 2 2. 製 品 仕 様... 2 2-1.タッチパネルボード 仕 様... 2 2-3. 電 気 仕 様... 3 2-3-1. 最 大 絶 対 定 格... 3 2-3-2.DC 特 性... 3 2-4.コネクタピンアサイン... 5 2-4-1.コネクタ 情 報. 投 影 型 静 電 容 量 タッチパネルコントローラボード DUS4000 製 品 仕 様 書 目 次 1. 適 用... 2 2. 製 品 仕 様... 2 2-1.タッチパネルボード 仕 様... 2 2-3. 電 気 仕 様... 3 2-3-1. 最 大 絶 対 定 格... 3 2-3-2.DC 特 性... 3 2-4.コネクタピンアサイン... 5 2-4-1.コネクタ 情 報...

More information

untitled

untitled FutureNet Microsoft Corporation Microsoft Windows Windows 95 Windows 98 Windows NT4.0 Windows 2000, Windows XP, Microsoft Internet Exproler (1) (2) (3) COM. (4) (5) ii ... 1 1.1... 1 1.2... 3 1.3... 6...

More information

HT-CT260

HT-CT260 4-431-775-04(1) Bluetooth HT-CT260 m 3 5 6 7 1 1, 1 2 3 2 ,, 100V, 3 4, AV SA-CT260 ,,,,, 5 6 2.4 GHz 1. 2. 3. 2.4 GHz DS-SS 40 m 2.4 GHz FH-SS 10 m 15 30 *1 MPEG-2 AAC LC DTS* 2 *1 Dolby Pro LogicAAC

More information

NL-06取扱説明書

NL-06取扱説明書 NL-06 NL-06 NL-06 3 NL-06 NL-06 i ii -10 +50 30 90%RH 3 iii ... 1... 3... 3... 4... 5... 8... 9... 10... 11... 11... 12 WS-02... 14... 14... 15 EC-04... 16 CP-11 CP-10... 18 LR-06 LR-07 LR-04... 20...

More information

1 124

1 124 7 1 2 3 4 5 6 7 8 9 10 11 12 1 124 Phoenix - AwardBIOS CMOS Setup Utility Integrated Peripherals On-Chip Primary PCI IDE [Enabled] IDE Primary Master PIO [Auto] IDE Primary Slave PIO [Auto] IDE Primary

More information

Timers_JP.fm

Timers_JP.fm 14 14.1 14-2 14.2 14-3 14.3 14-6 14.4 14-9 14.5 14-14 14.6 14-14 14.7 16 14-15 14.8 2 32 khz 14-15 14.9 32 14-16 14.10 32 14-18 14.11 32 14-21 14.12 14-21 14.13 14-22 14.14 14-23 14.15 14-24 14.16 14-25

More information

III

III III 1 1 2 1 2 3 1 3 4 1 3 1 4 1 3 2 4 1 3 3 6 1 4 6 1 4 1 6 1 4 2 8 1 4 3 9 1 5 10 1 5 1 10 1 5 2 12 1 5 3 12 1 5 4 13 1 6 15 2 1 18 2 1 1 18 2 1 2 19 2 2 20 2 3 22 2 3 1 22 2 3 2 24 2 4 25 2 4 1 25 2

More information

iii iv v vi vii viii ix 1 1-1 1-2 1-3 2 2-1 3 3-1 3-2 3-3 3-4 4 4-1 4-2 5 5-1 5-2 5-3 5-4 5-5 5-6 5-7 6 6-1 6-2 6-3 6-4 6-5 6 6-1 6-2 6-3 6-4 6-5 7 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 8 8-1

More information

1 2

1 2 1 1 2 1 2 3 4 5 3 2 3 4 4 1 2 3 4 5 5 5 6 1 1 2 1 8 1 3 1 9 2 10 2 3 1 11 2 12 2 3 1 13 14 2 2 3 1 15 2 1 2 3 4 5 16 2 6 7 8 3 1 1 2 17 2 18 2 3 1 19 2 20 2 3 1 21 2 22 2 3 1 23 2 24 2 3 1 25 2 26 2 3

More information

これわかWord2010_第1部_100710.indd

これわかWord2010_第1部_100710.indd i 1 1 2 3 6 6 7 8 10 10 11 12 12 12 13 2 15 15 16 17 17 18 19 20 20 21 ii CONTENTS 25 26 26 28 28 29 30 30 31 32 35 35 35 36 37 40 42 44 44 45 46 49 50 50 51 iii 52 52 52 53 55 56 56 57 58 58 60 60 iv

More information

パワポカバー入稿用.indd

パワポカバー入稿用.indd i 1 1 2 2 3 3 4 4 4 5 7 8 8 9 9 10 11 13 14 15 16 17 19 ii CONTENTS 2 21 21 22 25 26 32 37 38 39 39 41 41 43 43 43 44 45 46 47 47 49 52 54 56 56 iii 57 59 62 64 64 66 67 68 71 72 72 73 74 74 77 79 81 84

More information

これでわかるAccess2010

これでわかるAccess2010 i 1 1 1 2 2 2 3 4 4 5 6 7 7 9 10 11 12 13 14 15 17 ii CONTENTS 2 19 19 20 23 24 25 25 26 29 29 31 31 33 35 36 36 39 39 41 44 45 46 48 iii 50 50 52 54 55 57 57 59 61 63 64 66 66 67 70 70 73 74 74 77 77

More information

Mvk-xf6k.pm6

Mvk-xf6k.pm6 1 2 3 MVK-XF6K 25 1 2 26 MVK-XF6K 3 MVK-XF6K 27 1 2 3 4 28 MVK-XF6K 1 2 3 4 MVK-XF6K 29 1 2 30 MVK-XF6K 1 2 MVK-XF6K 31 1 2 32 MVK-XF6K 3 4 MVK-XF6K 33 MEMO STANDARD COMS SETUP BIOS FEATURES SETUP BIOS

More information

ANDIAMO Manual

ANDIAMO Manual DirectOut Technologies D.O.TEC ANDIAMO Version 1.0 Copyright Note page 2 / 28 Table of contents Table of contents About This Manual 4 How to Use This Manual 4 Conventions 4 CHAPTER 1: Overview 5 Introduction

More information

untitled

untitled Smart-UPS 1500RM SUA1500RMJ2UB - 1 - 1. Ver. 2005.6.29 1 HK - 2 - 2. APC APC UPS () 18 32 kg (40-70lb.) 10 (3. ) - 3 - 2 3 UPS UPS UPS AC UPS 1 OFF AC ON - 4 - APC ( APC ) 14 URL : http://www.apc.com/jp/

More information

Microsoft Word - ArmadilloHard112a.doc

Microsoft Word - ArmadilloHard112a.doc HT1070 hardware manual Version 1.12 2005 年 3 月 20 日 http://www.umezawa.co.jp http://www.atmark-techno.com http://armadillo.atmark-techno.com Armadillo hardware manual ver.1.12 1. 1 2. 2 2.1. 2 2.2. 2

More information

Цифровой спутниковый ресивер Lumax DV 2400 IRD

Цифровой спутниковый ресивер Lumax DV 2400 IRD 13... 3 1.... 5 1.1 1.2... 5... 6 2.... 7 2.1 2.2 2.3... 7... 8... 9 3.... 10 3.1... 10 3.1.1 RF...10 3.1.2 SCART...11 3.2... 12 3.2.1 DISH IN...12 3.2.2 DiSEqC...13 4..... 14 4.1 0003.... 15 4.1.1...15

More information

untitled

untitled i ii iii iv v 43 43 vi 43 vii T+1 T+2 1 viii 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 a) ( ) b) ( ) 51

More information

2

2 1 2 3 4 5 6 7 8 9 10 I II III 11 IV 12 V 13 VI VII 14 VIII. 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 _ 33 _ 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 VII 51 52 53 54 55 56 57 58 59

More information

1 138

1 138 5 1 2 3 4 5 6 7 8 1 138 BIOS Setup Utility MainAdvancedSecurityPowerExit Setup Warning Item Specific Help Setting items on this menu to incorrect values may cause your system to malfunction. Select 'Yes'

More information

平成18年版 男女共同参画白書

平成18年版 男女共同参画白書 i ii iii iv v vi vii viii ix 3 4 5 6 7 8 9 Column 10 11 12 13 14 15 Column 16 17 18 19 20 21 22 23 24 25 26 Column 27 28 29 30 Column 31 32 33 34 35 36 Column 37 Column 38 39 40 Column 41 42 43 44 45

More information

活用ガイド (ソフトウェア編)

活用ガイド (ソフトウェア編) ii iii iv NEC Corporation 1998 v vi PA RT 1 vii PA RT 2 viii PA RT 3 PA RT 4 ix P A R T 1 2 3 1 4 5 1 1 2 1 2 3 4 6 1 2 3 4 5 7 1 6 7 8 1 9 1 10 1 2 3 4 5 6 7 8 9 10 11 11 1 12 12 1 13 1 1 14 2 3 4 5 1

More information

DS04-21361-4

DS04-21361-4 Cypress () FUJITSU SEMICONDUCTOR DATA SHEET DS4 236 4 ASSPDTS Bi-CMOS PLL (. GHz PLL) MB5F7SL MB5F7SL,, MHz 2 PLL (Phase Locked Loop) LSI Bi CMOS, 5 ma (VCC 2.7 V), VCC 2.4 V,.5 ma, 6 ma 2, MB5F7SL,, MHz

More information

LM4663 2 Watt Stereo Class D Audio Pwr Amp w/Stereo Headphone Amplifier (jp)

LM4663 2 Watt Stereo Class D Audio Pwr Amp w/Stereo Headphone Amplifier (jp) 2 Watt Stereo Class D Audio Power Amplifier with Stereo Headphone Amplifier Literature Number: JAJS693 Boomer 2006 4 A very minor text edit (typo). (MC) Converted to nat2000 DTD. Few edits on Table 1 and

More information

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル DL1720/DL1740 IM 701710-01 http://www.yokogawa.co.jp/measurement/ 0120-137046 tmi-cs@csv.yokogawa.co.jp FAX 0422-52-6624 Disk No. DL30 2nd Edition : July 2001 (YK) All Rights Reserved, Copyright 2001 Yokogawa

More information

AP-50W[導入編]

AP-50W[導入編] POWER MODE LAN WIRELESS WIRELESS ACCESS POINT AP-50 R 1 WIRELESS ACCESS POINT AP-50W 2 3 4 5 6 i Icom Inc. ii iii POWER MODE LAN WIRELESS WIRELESS ACCESS POINT AP-50 iv SA-3 v vi vii viii q w ix x xi xii

More information

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2

More information

SED1353 Technical Manual

SED1353 Technical Manual SED1353 Series Dot Matrix Graphics LCD Controller MF119-1b 1. 2. 3. 4. 5. 6. MS-DOS Windows Microsoft PC/AT VGA IBM International Business Machines SEIKO EPSON CORPORATION 1997 SED1353 Series Dot Matrix

More information

平均電流制限(ACL)によるハーフブリッジ入力コンデンサ中点の平衡化

平均電流制限(ACL)によるハーフブリッジ入力コンデンサ中点の平衡化 LM5039 Literature Number: JAJA419 POWER designer Expert tips, tricks, and techniques for powerful designs No. 128 national.com/powerdesigner ACL By Ajay Hari, Senior Applications Engineer and Robert Oppen,

More information

TM-m30 詳細取扱説明書

TM-m30 詳細取扱説明書 M00094101 Rev. B Seiko Epson Corporation 2015-2016. All rights reserved. 2 3 4 5 6 7 8 Bluetooth 9 Bluetooth 10 1 11 Bluetooth 12 1 13 1 2 6 5 4 3 7 14 1 1 2 3 4 5 15 16 ONF 1 N O O N O N N N O F N N F

More information

untitled

untitled TB656AFG TB656AFG TB656AFG 2 PWM 2 1-2 2W1-2 4W1-2 1. (1) V DD 4.5~5.5 6 V V MA, V MB 4.5~34 4 V (4.5 = V DD = 5.5, 4.5 = V MA = 34, 4.5 = V MB = 34, V DD = V MA, V DD = V MB ) IC (2) / V DD V MA/B Low

More information

16 ビット PWM タイマ (T16B) 2 チャネル 3チャネル イベントカウンタ / キャプチャ機能 PWM 波形生成機能 PWM 出力またはキャプチャ入力ポート数 : 2 ポート / チャネル 電源電圧検出回路 (SVD) 検出レベル 30 値 (1.2~3.6 V) その他 間欠動作モード

16 ビット PWM タイマ (T16B) 2 チャネル 3チャネル イベントカウンタ / キャプチャ機能 PWM 波形生成機能 PWM 出力またはキャプチャ入力ポート数 : 2 ポート / チャネル 電源電圧検出回路 (SVD) 検出レベル 30 値 (1.2~3.6 V) その他 間欠動作モード 概要 16-bit Single Chip Microcontroller 1.2 V からの低電圧動作に対応し アルカリ 酸化銀ボタン電池 1 個での動作を実現 HLT 0.3 μ の超低消費電力のスタンバイ動作を実現 * スーパーエコノミーモード時 最大 56SEG 24COM の LCD ドライバ内蔵 R/F 変換器内蔵で 様々なセンシングに対応 S1C17W22/W23 は Flash メモリを搭載しながらも

More information

untitled

untitled PIC Pic MPLAB HEX Pic PIC 18CXXX 14000 17CXXX 16C92X 16F8XX 16C7XX 16C6XX 16C62X 16F8X 12C5XX 16C5X 16C55X 12C6XX d f b f k k PIC 4 2 1 2 1 SPI SPI,SSART SPI 4 5 8 1 2 SPI,USART 1 64 128 256 8 (10bit)

More information

c 2014 2 t WC 1 2: SRAM 1.2 DRAM DRAM DRAM DRAM 3 4M 1 DRAM 22 1 A0 A10 11 DRAM 22 DIN DOUT 1 DRAM

c 2014 2 t WC 1 2: SRAM 1.2 DRAM DRAM DRAM DRAM 3 4M 1 DRAM 22 1 A0 A10 11 DRAM 22 DIN DOUT 1 DRAM 2014/4/22 1 1.1 SRAM SRAM 1 128K 1M 128K 8 17 8 SRAM CS 1 OE 2 WE 3 CS OE WE V CC V SS 1: SRAM SRAM 2 2 (a) t ACC t RC 1 2 (b) t CSW CS 1 chip select 2 output enable 3 write enable 1 c 2014 2 t WC 1 2:

More information

エクセルカバー入稿用.indd

エクセルカバー入稿用.indd i 1 1 2 3 5 5 6 7 7 8 9 9 10 11 11 11 12 2 13 13 14 15 15 16 17 17 ii CONTENTS 18 18 21 22 22 24 25 26 27 27 28 29 30 31 32 36 37 40 40 42 43 44 44 46 47 48 iii 48 50 51 52 54 55 59 61 62 64 65 66 67 68

More information

2 3 12 13 6 7

2 3 12 13 6 7 2 8 17 42ZH700046ZH700052ZH7000 28 43 54 63 74 89 2 3 12 13 6 7 3 4 11 21 34 63 65 8 17 4 11 4 55 12 12 10 77 56 12 43 43 13 30 43 43 43 43 10 45 14 25 9 23 74 23 19 24 43 8 26 8 9 9 4 8 30 42 82 18 43

More information

R70_Software_Manual_JP1.3

R70_Software_Manual_JP1.3 R70 Ethernet CAN (1.3 JP) R70 Ethernet CAN Version 1.3 JP, 08/2008, DOC01816 Copyright 2008 by d&b audiotechnik GmbH; all rights reserved. d&b audiotechnik GmbH Eugen-Adolff-Strasse 134, D-71522 Backnang,

More information

R1EX24256BSAS0I/R1EX24256BTAS0I データシート

R1EX24256BSAS0I/R1EX24256BTAS0I データシート R1EX24256BSAS0I R1EX24256BTAS0I Two-wire serial interface 256k EEPROM (32-kword 8-bit) R10DS0003JJ0400 Rev.4.00 R1EX24xxx 2 EEPROM ROM MONOS CMOS 64 1.8V 5.5V 2 (I 2 C ) 400kHz 2.0μA (max) 1.0mA (max)

More information

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp)

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp) 1.5 Gbps 4x4 LVDS Crosspoint Switch Literature Number: JAJS984 1.5Gbps 4 4 LVDS 4 4 (LVDS) ( ) 4 4:1 4 1 MODE 4 42.5Gb/s LVDS 20010301 33020 23900 11800 ds200287 2007 12 Removed preliminary. Removed old

More information

Scha tschra h ger t C i g u it C i atiseur e aggregaat y aggregat Cdi iat re per ar adi Refrigerad r para ar ari s 3359 xxx 373 xxx 338 xxx 3383 xxx 3384 xxx 3385 xxx 3386 xxx 3387 xxx tage I staatis u

More information

入門ガイド

入門ガイド ii iii iv NEC Corporation 1998 v P A R 1 P A R 2 P A R 3 T T T vi P A R T 4 P A R T 5 P A R T 6 P A R T 7 vii 1P A R T 1 2 2 1 3 1 4 1 1 5 2 3 6 4 1 7 1 2 3 8 1 1 2 3 9 1 2 10 1 1 2 11 3 12 1 2 1 3 4 13

More information

HA1631S01/02/03/04シリーズ データシート

HA1631S01/02/03/04シリーズ データシート H1631S1/2/3/4 CMOS (/ ) R3DS85JJ5 Rev.5. 215.7.1 H1631S1/2/3/4 CMOS IC 1.8V H1631S1/2 H1631S3/4 CMPK-5 SOP-8 1/8 H1631S1/3 : I DDtyp = 5μ () H1631S2/4 : I DDtyp = 5μ () : V DD = 1.8 5.5V : V IOmax = 5mV

More information

自動シャットタ<3099>ウンクイックインストールカ<3099>イト<3099>.indb

自動シャットタ<3099>ウンクイックインストールカ<3099>イト<3099>.indb OMRON Corporation. 2011 All Rights Reserved. 2 3 4 5 6 7 8 9 10 11 12 13 14 15 title Red Hat Enterprise Linux Server (2.6.18-8.el5xen serial) root (hd0,1) kernel /xen.gz-2.6.18-8.el5 console=vga xencons=ttys16

More information

01_.g.r..

01_.g.r.. I II III IV V VI VII VIII IX X XI I II III IV V I I I II II II I I YS-1 I YS-2 I YS-3 I YS-4 I YS-5 I YS-6 I YS-7 II II YS-1 II YS-2 II YS-3 II YS-4 II YS-5 II YS-6 II YS-7 III III YS-1 III YS-2

More information

HME DX200 HME Original Version Copyright HM Electronins, Inc. Studio Equipment Corp.

HME DX200 HME Original Version Copyright HM Electronins, Inc. Studio Equipment Corp. DX200 Wireless Intercom 154-0002 5-2-10 Phone 03-3795-3111 FAX 03-3795-3353 http://www.studioequipment.co.jp/ HME#400G627 Rev B 1/14/10 HME DX200 HME Original Version Copyright HM Electronins, Inc. Studio

More information

JAJP.indd

JAJP.indd Agilent Data Sheet www.agilent.co.jp/find/pcie 2 Gen 2 Ready TCL Windows DCOM Agilent E2960B N2X E2960A PCIe TM 2.0 GUI PCIe 2.0 E2960B API E2960AGen 1 API Gen 1 Gen2 PCI Express Gen 1 E2960B PCI Express

More information

Microsoft PowerPoint - dsp12_2006.ppt

Microsoft PowerPoint - dsp12_2006.ppt 第 12 回 信 号 処 理 演 習 割 り 込 み 処 理 プログラミング 教 官 : 小 澤 助 教 授 渡 邉 ( 非 常 勤 講 師 ) 2007/01/25 本 日 の 予 定 ポーリングと 割 り 込 み 割 り 込 み 処 理 の 仕 組 み 割 り 込 み 処 理 による アナログループバックの 作 成 ボイスチェンジャーの 作 成 2 ポーリング (Polling) 目 的 ある

More information

ii iii iv CON T E N T S iii iv v Chapter1 Chapter2 Chapter 1 002 1.1 004 1.2 004 1.2.1 007 1.2.2 009 1.3 009 1.3.1 010 1.3.2 012 1.4 012 1.4.1 014 1.4.2 015 1.5 Chapter3 Chapter4 Chapter5 Chapter6 Chapter7

More information

XVM-F65

XVM-F65 2-599-592-01(1) XVM-F65 2005 Sony Corporation 11 b 1 2 3 2 ...4...6...7...8... 11... 12... 13... 14... 16... 17... 19... 23... 25... 26 3 4 CDMD 5 6 AV2AV1 7 1 5 2 XVM-F65 7 8 3 4 6 1 INPUT 2 3 MENU 4

More information

main01a.dvi

main01a.dvi Tutorial1A Tutorial1A TA 23 10 13 1. 1A 2 H8/36064 Vstone (VS-WRC003 TA RAM ROM 1B ROM (http://www.ac.ctrl.titech.ac.jp/ss2 2011/index.html 2. H8 High-performance Embedded Workshop (HEW HTerm ROM Flash

More information

Microsoft PowerPoint - NxLec-2010-11-01.ppt

Microsoft PowerPoint - NxLec-2010-11-01.ppt 2010 年 後 学 期 レポート 問 題 計 算 機 アーキテクチャ 第 二 (O) 4. シングルサイクルプロセッサの 実 装 とパイプライン 処 理 大 学 院 情 報 理 工 学 研 究 科 計 算 工 学 専 攻 吉 瀬 謙 二 kise _at_ cs.titech.ac.jp S321 講 義 室 月 曜 日 5,6 時 限 13:20-14:50 1 1. 1から100までの 加 算

More information

Schaltschrank-Kühlgerät Cooling unit Climatiseur Koelaggregaat Kylaggregat Condizionatore per armadi Refrigerador para armarios SK 3359.xxx SK 373.xxx SK 338.xxx SK 3383.xxx SK 3384.xxx SK 3385.xxx SK

More information

活用ガイド (ハードウェア編)

活用ガイド (ハードウェア編) (Windows 98) 808-877675-122-A ii iii iv NEC Corporation 1999 v vi PART 1 vii viii PART 2 PART 3 ix x xi xii P A R T 1 2 1 3 4 1 5 6 1 7 8 1 9 10 11 1 12 1 1 2 3 13 1 2 3 14 4 5 1 15 1 1 16 1 17 18 1 19

More information

N12866N2P-H.PDF

N12866N2P-H.PDF 16Mx64bits PC133 SDRAM SO DIMM Based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh (16M x 16bit) /. / 1 A0 ~ A12 BA0, BA1 CK0, CK1 CKE0 /S0 /RAS /CAS /WE DQM0 ~ DQM7 DQ0 ~ DQ63 SA0~2 SDA SCL VCC 3.3

More information

MDR-DS7500

MDR-DS7500 ... 2 4-295-914-02(1) MDR-DS7500 2011 Sony Corporation... 8...8...9... 10...11... 12 HDMI...13 1.CTRL HDMI... 13 2.... 14 HDMI... 20 HDMI...21... 23...25...26 HDMI... 31... 32 DECODE MODE... 32...33 EFFECT...

More information

HT-K215R

HT-K215R 4-237-544-03(3) HT-K215R HT-K215M 2001 Sony Corporation z * DTS** * DolbyPro LogicD **Digital Theater Systems,Inc DTSDTS Digital Surround Digital Theater Systems,Inc 2 ...4... 4... 5... 6... 7...9... 9...

More information

TH-80LFC70J TH-65LFC70J TH-50LFC70J TY-ST42P50 TY-ST65P20 TY-ST50PB2 TY-ST65PB2 TY-ST80LF70 TY-ST58PF20 TY-WK42PV20 TY-WK70PV50 TY-WK42PR20 TY-WK65PR20 TY-CE42PS20 TY-FB9BD TY-FB11DD TY-FB11DHD

More information

XVM-R65P

XVM-R65P 2-067-764-01(1) XVM-R65P 2004 Sony Corporation 11 b 1 2 3 2 ...4...6...7...8...9... 12... 13... 14... 16... 17... 18... 22... 24... 25 3 4 CDMD 5 6 AV2AV1 PS one *DC7.5V * PS one 7 1 2 A A 8 XVM-H65 1

More information

i ii iii iv v vi vii ( ー ー ) ( ) ( ) ( ) ( ) ー ( ) ( ) ー ー ( ) ( ) ( ) ( ) ( ) 13 202 24122783 3622316 (1) (2) (3) (4) 2483 (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) 11 11 2483 13

More information

untitled

untitled H Phase & Enable (UVLO) V DD =2.55.5V =3.08.0V Io=400mA I DD =200uA typ. (Mode Select) 2 Phase & Enable (ALL L ) STB L (UVLO) Alarm CMOS SSOP20-C3 - - (Ta=25 C) (Ta=25) - 2 - - 3 - - 4 - - 5 - OUTA IN2B

More information

DL1540/DL1540L/DL1520/DL1520Lディジタルオシロスコープ

DL1540/DL1540L/DL1520/DL1520Lディジタルオシロスコープ / / IM 701510-01J Disk No. DL14 6th Edition: May 1997 (YG) All Rights Reserved, Copyright 1995 Yokogawa Electric Corporation MODEL SUFFIX NO. Made in Japan π CLEAR TRACE

More information

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 1030195 15 2 10 1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 4-3-3 47 5 52 53 54 55 ii 1 VHDL IC VHDL 5 2 3 IC 4 5 1 2

More information

untitled

untitled TC78S6FTG TC78S6FTG TC78S6FTG 2 PWM 1-2 W1-2 2W1-24W1-2 (1) V CC 2.7~5.5 6 V VM 2.5~15 18 V : (2) / STBY = Low ENABLE = Low STBY = High ENABLE = High 1. 1. A (peak) 1 TC78S6FTG 2. PD-Ta Ta 85 Power dissipation

More information

cover_1103V-0Y.pmd

cover_1103V-0Y.pmd VL-1000 MOS FET MRF150 PA 1kW 50MHz 500W AC200V AC100V 500W PA HF 50MHz HF 50MHz INPUT 1 / 2 ANT1 4 1 ALC FTDX9000 FT-1000MP FT-2000/D FT-950 FT-450 2 ALC ATT BEEP ON/OFF 2 3 POWER POWER 4 GND @ DC 48V

More information

3 3 2 2 2 2 2 2 Moji3 API

3 3 2 2 2 2 2 2 Moji3 API 7 2015. 03. 04 2014 3 3 2 2 2 2 2 2 Moji3 API UHF U.E.Cast 2011 20138 2011 2012 2013 U.E.Cast L SN 10cm 15cm 1 LAN [Hz] 10dB API [s] -80 db [s] API 10dB 16kHz -80 db 0Hz 1kHz 300Hz 0Hz 0Hz 1m 85cm 15cm!!

More information

2

2 8 22 19A800022A8000 30 37 42 49 2 3 22 37 10 11 49 4 24 27 7 49 7 8 7 9 8 5 6 7 9 8 16 7 7 7 37 10 11 20 22 20 20 8 51 8 8 9 17 1 2 3 16 11 49 49 17 22 28 48 29 33 21 21 21 21 20 8 10 9 28 9 53 37 36 25

More information

2

2 8 23 26A800032A8000 31 37 42 51 2 3 23 37 10 11 51 4 26 7 28 7 8 7 9 8 5 6 7 9 8 17 7 7 7 37 10 13 12 23 21 21 8 53 8 8 8 8 1 2 3 17 11 51 51 18 23 29 69 30 39 22 22 22 22 21 56 8 9 12 53 12 56 43 35 27

More information