|
|
|
- こうご まきい
- 7 years ago
- Views:
Transcription
1
2
3 1
4 2
5 3
6 4
7 5
8 6
9 7
10 8
11 9
12 0 1 10
13 11
14 8, 9, 10, 11, 12, 13, 14, 16, 17,19, 21, 23, 25, 28, 31, 34, 37, 41, 45,50, 55, 60, 66, 73, 80, 88, 97, 107, 118,130, 143, 157, 173, 190, 209, 230, 253, 279, 307,337, 371, 408, 449, 494, 544, 598, 658, 724, 796,876, 963, 1060, 1166, 1282, 1411, 1552, 1707, 1878, 2066,2272, 2499, 2749, 3024, 3327, 3660, 4026, 4428, 4871, 5358,5894, 6484, 7132, 7845, 8630, 9493, 10442, 11487, 12635, 13899,15289, 16818, 18500, 20350, 22385, 24623, 27086, 29794,
15 stepsize(1, 1) = 8 stepsize(2, 1) = 9 stepsize(3, 1) = 10 stepsize(4, 1) = 11 stepsize(5, 1) = 12 stepsize(6, 1) = 13 stepsize(7, 1) = 14 stepsize(8, 1) = 16 stepsize(9, 1) = 17 If ENC(Combo1.Text - 2) = 0 Then stadr = stadr - 1 Else stadr = stadr + 2 If Combo1.Text = 3 Then If ENC(Combo1.Text 3) = 1 Then stadr = stadr + 2 Else If ENC(Combo1.Text - 3) = 1 Then stadr = stadr + 4 If ENC(Combo1.Text - 4) = 1 Then stadr = stadr + 2 End If End If 13
16 If stadrl < 1 Then stadrl = 1 If stadrl > 88 Then stadrl = 88 sabun = stepsize 2 N 1 k = 1 N 1 + k 1 ( stepsize L( N k) 2 ) decode = old + sabun 1 L( N ) stepsize( stadr, N ) 2 N = stepsize 14
17 For I = 1 To 88 stepsize(i, 2) = stepsize(i, 1) 2 stepsize(i, 3) = stepsize(i, 1) 4 stepsize(i, 4) = stepsize(i, 1) 8 stepsize(i, 5) = stepsize(i, 1) 16 stepsize(i, 6) = stepsize(i, 1) 32 stepsize(i, 7) = stepsize(i, 1) 64 stepsize(i, 8) = stepsize(i, 1) 128 Next I For i1 = 1 To Combo1.Text - 1 sabun = sabun + stepsize(stadr, i1) * ENCL(Combo1.Text - i1-1) Next i1 sabun = sabun + stepsize(stadr, Combo1.Text) If ENCL(Combo1.Text - 1) = 1 Then sabun = sabun * -1 decode = decode + sabun If decode > Then decode = If decode < Then decode =
18 subtype STEPU is std_logic_vector(15 downto 0); type STEPSZ is array (0 to 87) of STEPU; constant STEPSIZE : STEPSZ := ( " ", " ", " ", ); variable STEP: std_logic_vector(15 downto 0); variable STEPADR : integer range 0 to 87 :=0; if (N=3) then case A((N-2) downto (N-3)) is when "10" => K := 2; when "11" => K := 4; when others => K := -1; end case; else case A((N-2) downto (N-4)) is when "100" => K := 2; when "101" => K := 4; when "110" => K := 6; when "111" => K := 8; when others => K := -1; end case; end if; 16
19 for I in 2 to N loop if (A(N-I)='1') then if (I= 2) then SAB := STEP; else SAB := SAB + (ZERO(I-3 downto 0) & STEP ( 15 downto I-2)); end if; end if; end loop; SAB := SAB + ("000" & STEP (15 downto 3)); 17
20 18
21 ) ( = = = = = = syuturyoku sabun sabun ) ( = = = = = = syuturyoku sabun sabun
22 3-8bit 16bit X 2 D 2 N 2 = stepsize 10 20
23 For i1 = 1 To Combo1.Text - 1 If diffl >= stepsize(stadr, i1) Then ENC(Combo1.Text - i1-1) = 1: diff = diff - stepsize(stadr, i1) Next i1 D:= (not X(15) & X(14 downto 0)); HANTEI := ('1' & D) - ('0' & GENZAI); if (HANTEI(16)='1') then D := D - GENZAI; L(N-1) := '0'; else D := GENZAI - D; L(N-1) := '1'; end if; 21
24 for I in 2 to N loop HANTEI := ('1' & D) - (ZERO(N-2 downto 0) & STEP(15 downto N-2)); if (HANTEI(16) ='1') then L(N-I) := '1'; D := HANTEI(15 downto 0); else L(N-I) := '0'; end if; end loop; 22
25 23
26 sabun = stepsize 2 N 1 k = 1 N 1 + k 1 ( stepsize L( N k) 2 ) D = = 902 ENCODE = D stepsize = 902 /17 = 53 ENCODE ENCODE 1BIT 111 sabun = stepsize 2 N 1 k= 1 N 1 + k 1 ( stepsize L( N k) 2 ) sabun = 31 ADPCM = =
27 ENCODE / = = = = = = = = ADPCM sabun BIT ENCODE stepsize D ENCODE D 1111
28 26
29 27
30 28
31 29
32 30
33 [3] 31
34 Option Explicit Dim I As Long Dim i1 As Integer Dim stepsize(1 To 88, 1 To 8) As Integer Dim SizeB(1 To 4) As Byte Dim Size As Long Dim WAVL(1 To 2) As Byte Dim WAVR(1 To 2) As Byte Dim WAVLTEN As Long Dim WAVRTEN As Long Dim decodel As Long Dim decoder As Long Dim templ As Integer Dim tempr As Integer Dim sizesyutokul As String Dim sizesyutokur As String Dim syokil(1 To 16) As Byte Dim syokir(1 To 16) As Byte Dim syutul As String Dim syutur As String Dim diffl As Long Dim diffr As Long Dim stadrl As Integer Dim stadrr As Integer Dim ENCL(0 To 7) As Byte Dim ENCR(0 To 7) As Byte Dim Lsabun As Long Dim Rsabun As Long Dim OpenForms As Integer Dim temp2l As String 32
35 Dim temp2r As String Dim yomikomil As String Dim yomikomir As String Dim decodewavsize As Long Dim decodesize As Long Dim decsyutul As Long Dim decsyutur As Long Dim nagasa As Integer Dim hexmael As Long Dim hexmaer As Long Dim hexl As String Dim hexr As String Dim hexsize As String Dim headhexsize As String Dim DECL(0 To 7) As Byte Dim DECR(0 To 7) As Byte Dim hexsyutu As String Dim hexyou As Byte syokil(16) = 0 syokir(16) = 0 stadrl = 1 stadrr = 1 For I = 1 To 88 stepsize(i, 2) = stepsize(i, 1) Text3.Text stepsize(i, 3) = stepsize(i, 1) Text4.Text stepsize(i, 4) = stepsize(i, 1) Text5.Text stepsize(i, 5) = stepsize(i, 1) Text6.Text stepsize(i, 6) = stepsize(i, 1) Text7.Text stepsize(i, 7) = stepsize(i, 1) Text8.Text stepsize(i, 8) = stepsize(i, 1) Text9.Text Next I 33
36 Open in.wav For Binary Access Read As #1 'wav Get #1, 41, SizeB(1) Get #1, 42, SizeB(2) Get #1, 43, SizeB(3) Get #1, 44, SizeB(4) Size = SizeB(1) + (SizeB(2) * 256) + SizeB(3) * SizeB(4) * Text2.Text = Size For I = 45 To Size + 45 Step 4 ' Lsabun = 0 Rsabun = 0 For i1 = 0 To Combo1.Text - 1 ENCL(i1) = 0: ENCR(i1) = 0 Next i1 ' OpenForms = DoEvents Text1.Text = I ' Get #1, I, WAVL(1) Get #1, I + 1, WAVL(2) Get #1, I + 2, WAVR(1) Get #1, I + 3, WAVR(2) ' sizesyutokul = WAVL(2) sizesyutokur = WAVR(2) WAVLTEN = (sizesyutokul * 256) + WAVL(1) If WAVLTEN >= Then WAVLTEN = WAVLTEN : syokil(16) = 1 WAVRTEN = (sizesyutokur * 256) + WAVR(2) If WAVRTEN >= Then WAVRTEN = WAVRTEN : syokir(16) = 1 34
37 ' If I = 45 Then decodel = WAVLTEN decoder = WAVRTEN For i1 = 1 To 15 If i1 = 1 Then templ = Abs(WAVLTEN): tempr = Abs(WAVRTEN) syokil(i1) = templ Mod 2: templ = templ 2 syokir(i1) = tempr Mod 2: tempr = tempr 2 Next i1 For i1 = 16 To 1 Step -1 syutul = syutul & syokil(i1) syutur = syutur & syokir(i1) Next i1 Else diffl = WAVLTEN - decodel diffr = WAVRTEN - decoder If diffl < 0 Then ENCL(Combo1.Text - 1) = 1: diffl = diffl * -1 If diffr < 0 Then ENCR(Combo1.Text - 1) = 1: diffr = diffr * -1 For i1 = 1 To Combo1.Text - 1 If diffl >= stepsize(stadrl, i1) Then ENCL(Combo1.Text - i1-1) = 1: diffl = diffl - stepsize(stadrl, i1) If diffr >= stepsize(stadrr, i1) Then ENCR(Combo1.Text - i1-1) = 1: diffr = diffr - stepsize(stadrr, i1) Next i1 ' For i1 = Combo1.Text - 1 To 0 Step -1 syutul = syutul & ENCL(i1) syutur = syutur & ENCR(i1) Next i1 35
38 For i1 = 1 To Combo1.Text - 1 Lsabun = Lsabun + stepsize(stadrl, i1) * ENCL(Combo1.Text - i1-1) Rsabun = Rsabun + stepsize(stadrr, i1) * ENCR(Combo1.Text - i1-1) Next i1 ' Lsabun = Lsabun + stepsize(stadrl, Combo1.Text) If ENCL(Combo1.Text - 1) = 1 Then Lsabun = Lsabun * -1 Rsabun = Rsabun + stepsize(stadrl, Combo1.Text) If ENCR(Combo1.Text - 1) = 1 Then Rsabun = Rsabun * -1 decodel = decodel + Lsabun decoder = decoder + Rsabun If decodel > Then decodel = If decoder > Then decoder = If decodel < Then decodel = If decoder < Then decoder = If Combo1.Text = 3 Then Else End If If ENCL(Combo1.Text - 2) = 0 Then stadrl = stadrl - 1 Else stadrl = stadrl + 2 If ENCL(Combo1.Text - 3) = 1 Then stadrl = stadrl + 2 End If If ENCL(Combo1.Text - 2) = 0 Then stadrl = stadrl - 1 Else stadrl = stadrl + 2 If ENCL(Combo1.Text - 3) = 1 Then stadrl = stadrl + 4 If ENCL(Combo1.Text - 4) = 1 Then stadrl = stadrl + 2 End If 36
39 If stadrl < 1 Then stadrl = 1 If stadrl > 88 Then stadrl = 88 If Combo1.Text = 3 Then If ENCR(Combo1.Text - 2) = 0 Then stadrr = stadrr - 1 Else stadrr = stadrr + 2 If ENCR(Combo1.Text - 3) = 1 Then stadrr = stadrr + 2 End If Else If ENCR(Combo1.Text - 2) = 0 Then stadrr = stadrr - 1 Else stadrr = stadrr + 2 If ENCR(Combo1.Text - 3) = 1 Then stadrr = stadrr + 4 If ENCR(Combo1.Text - 4) = 1 Then stadrr = stadrr + 2 End If End If If stadrr < 1 Then stadrr = 1 If stadrr > 88 Then stadrr = 88 If I = 49 Then Open "syutul.txt" For Output As #2 Print #2, syutul; Close #2 syutul = "" Open "syutur.txt" For Output As #2 Print #2, syutur; Close #2 syutur = "" If (I Mod 10000) - Combo1.Text < 0 Then Open "syutul.txt" For Append As #2 Print #2, syutul; 37
40 Close #2 syutul = "" Open "syutur.txt" For Output As #2 Print #2, syutur; Close #2 syutur = "" End If If (I Mod 10000) - Combo1.Text < 0 Then Open "syutul.txt" For Append As #2 Print #2, syutul; Close #2 syutul = "" Open "syutur.txt" For Append As #2 Print #2, syutur; Close #2 syutur = "" End If End If Next I Close #1 End Sub Open "syutul.txt" For Append As #2 Print #2, syutul; Close #2 syutul = "" Open "syutur.txt" For Append As #2 Print #2, syutur; Close #2 syutur = "" 38
41 For I = 1 To 88 stepsize(i, 2) = stepsize(i, 1) Text3.Text stepsize(i, 3) = stepsize(i, 1) Text4.Text stepsize(i, 4) = stepsize(i, 1) Text5.Text stepsize(i, 5) = stepsize(i, 1) Text6.Text stepsize(i, 6) = stepsize(i, 1) Text7.Text stepsize(i, 7) = stepsize(i, 1) Text8.Text stepsize(i, 8) = stepsize(i, 1) Text9.Text Next I yomikomil = "" yomikomir = "" Lsabun = 0 Rsabun = 0 decsyutul = 0 decsyutur = 0 stadrl = 1 stadrr = 1 decodesize = FileLen("syutuL.txt") decodewavsize = (decodesize Combo1.Text) * (4 / Combo1.Text) Open out.wav For Binary Access Write As #3 Open "syutul.txt" For Input As #1 yomikomil = Input(16, #1) Open "syutur.txt" For Input As #2 yomikomir = Input(16, #2) For I = 2 To 16 decsyutul = decsyutul + Mid(yomikomiL, I, 1) * (65536 / (2 ^ I)) Next I If Mid(yomikomiL, 1, 1) = 1 Then decsyutul = decsyutul * -1 39
42 For I = 2 To 16 decsyutur = decsyutur + Mid(yomikomiR, I, 1) * (65536 / (2 ^ I)) Next I If Mid(yomikomiR, 1, 1) = 1 Then decsyutur = decsyutur * -1 ' If decsyutul < 0 Then hexmael = decsyutul Else hexmael = decsyutul If decsyutur < 0 Then hexmaer = decsyutur Else hexmaer = decsyutur hexl = Hex(hexmaeL) hexr = Hex(hexmaeR) ' For I = 1 To 4 nagasa = Len(hexL) If nagasa = 4 Then Else hexl = 0 & hexl Next I For I = 1 To 4 nagasa = Len(hexR) If nagasa = 4 Then Else hexr = 0 & hexr Next I ' hexl = Mid(hexL, 3, 2) & Mid(hexL, 1, 2) hexr = Mid(hexR, 3, 2) & Mid(hexR, 1, 2) Text2.Text = decodewavsize * (Text1.Text / 4) hexsize = Hex(decodewavsize) headhexsize = Hex(decodewavsize + 36) For I = 1 To 8 nagasa = Len(hexsize) If nagasa = 8 Then Else hexsize = 0 & hexsize Next I 40
43 hexsize = Mid(hexsize, 7, 2) & Mid(hexsize, 5, 2) & Mid(hexsize, 3, 2) & Mid(hexsize, 1, 2) For I = 1 To 8 nagasa = Len(headhexsize) If nagasa = 8 Then Else headhexsize = 0 & headhexsize Next I headhexsize = Mid(headhexsize, 7, 2) & Mid(headhexsize, 5, 2) & Mid(headhexsize, 3, 2) & Mid(headhexsize, 1, 2) hexsyutu = " " & headhexsize & " D AC000010B " & hexsize & hexl & hexr For I = 17 To decodesize Step Combo1.Text Lsabun = 0 Rsabun = 0 OpenForms = DoEvents Text1.Text = I yomikomil = Input(Combo1.Text, #1) yomikomir = Input(Combo1.Text, #2) For i1 = Combo1.Text - 1 To 0 Step -1 DECL(i1) = Mid(yomikomiL, Combo1.Text - i1, 1) DECR(i1) = Mid(yomikomiR, Combo1.Text - i1, 1) Next i1 For i1 = 1 To Combo1.Text - 1 Lsabun = Lsabun + stepsize(stadrl, i1) * DECL(Combo1.Text - i1-1) Rsabun = Rsabun + stepsize(stadrr, i1) * DECR(Combo1.Text - i1-1) Next i1 41
44 Lsabun = Lsabun + stepsize(stadrl, Combo1.Text) If DECL(Combo1.Text - 1) = 1 Then Lsabun = Lsabun * -1 Rsabun = Rsabun + stepsize(stadrl, Combo1.Text) If DECR(Combo1.Text - 1) = 1 Then Rsabun = Rsabun * -1 decsyutul = decsyutul + Lsabun decsyutur = decsyutur + Rsabun ' If decsyutul > Then decsyutul = If decsyutul > Then decsyutul = If decsyutur < Then decsyutur = If decsyutur < Then decsyutur = If Combo1.Text = 3 Then If DECL(Combo1.Text - 2) = 0 Then Else stadrl = stadrl - 1 Else stadrl = stadrl + 2 If DECL(Combo1.Text - 3) = 1 Then stadrl = stadrl + 2 End If If DECL(Combo1.Text - 2) = 0 Then Else stadrl = stadrl - 1 End If End If stadrl = stadrl + 2 If DECL(Combo1.Text - 3) = 1 Then stadrl = stadrl + 4 If DECL(Combo1.Text - 4) = 1 Then stadrl = stadrl
45 If stadrl < 1 Then stadrl = 1 If stadrl > 88 Then stadrl = 88 If Combo1.Text = 3 Then If DECR(Combo1.Text - 2) = 0 Then Else stadrr = stadrr - 1 Else stadrr = stadrr + 2 If DECR(Combo1.Text - 3) = 1 Then stadrr = stadrr + 2 End If If DECR(Combo1.Text - 2) = 0 Then stadrr = stadrr - 1 Else stadrr = stadrr + 2 If DECR(Combo1.Text - 3) = 1 Then stadrr = stadrr + 4 If DECR(Combo1.Text - 4) = 1 Then stadrr = stadrr + 2 ' End If End If If stadrr < 1 Then stadrr = 1 If stadrr > 88 Then stadrr = 88 If decsyutul < 0 Then hexmael = decsyutul Else hexmael = decsyutul If decsyutur < 0 Then hexmaer = decsyutur Else hexmaer = decsyutur hexl = Hex(hexmaeL) hexr = Hex(hexmaeR) 43
46 For i1 = 1 To 4 nagasa = Len(hexL) If nagasa = 4 Then Else hexl = 0 & hexl Next i1 For i1 = 1 To 4 nagasa = Len(hexR) If nagasa = 4 Then Else hexr = 0 & hexr Next i1 ' hexl = Mid(hexL, 3, 2) & Mid(hexL, 1, 2) hexr = Mid(hexR, 3, 2) & Mid(hexR, 1, 2) hexsyutu = hexsyutu & hexl & hexr ' If I Mod Combo1.Text < 0 Then For i1 = 1 To Len(hexsyutu) Step 2 hexyou = "&H" & Mid(hexsyutu, i1, 2) Put #3,, hexyou Next i1 hexsyutu = "" End If Next I For i1 = 1 To Len(hexsyutu) Step 2 hexyou = "&H" & Mid(hexsyutu, i1, 2) Put #3,, hexyou Next i1 Close #1 Close #2 Close #3 End Sub 44
47 stepsize(1, 1) = 8 stepsize(2, 1) = 9 stepsize(3, 1) = 10 stepsize(4, 1) = 11 stepsize(5, 1) = 12 stepsize(6, 1) = 13 stepsize(7, 1) = 14 stepsize(8, 1) = 16 stepsize(9, 1) = 17 stepsize(10, 1) = 19 stepsize(11, 1) = 21 stepsize(12, 1) = 23 stepsize(13, 1) = 25 stepsize(14, 1) = 28 stepsize(15, 1) = 31 stepsize(16, 1) = 34 stepsize(17, 1) = 37 stepsize(18, 1) = 41 stepsize(19, 1) = 45 stepsize(20, 1) = 50 stepsize(21, 1) = 55 stepsize(22, 1) = 60 stepsize(23, 1) = 66 stepsize(24, 1) = 73 stepsize(25, 1) = 80 stepsize(26, 1) = 88 stepsize(27, 1) = 97 stepsize(28, 1) = 107 stepsize(29, 1) = 118 stepsize(30, 1) = 130 stepsize(31, 1) = 143 stepsize(32, 1) = 157 stepsize(33, 1) =
48 stepsize(34, 1) = 190 stepsize(35, 1) = 209 stepsize(36, 1) = 230 stepsize(37, 1) = 253 stepsize(38, 1) = 279 stepsize(39, 1) = 307 stepsize(40, 1) = 337 stepsize(41, 1) = 371 stepsize(42, 1) = 408 stepsize(43, 1) = 449 stepsize(44, 1) = 494 stepsize(45, 1) = 544 stepsize(46, 1) = 598 stepsize(47, 1) = 658 stepsize(48, 1) = 724 stepsize(49, 1) = 796 stepsize(50, 1) = 876 stepsize(51, 1) = 963 stepsize(52, 1) = 1060 stepsize(53, 1) = 1166 stepsize(54, 1) = 1282 stepsize(55, 1) = 1411 stepsize(56, 1) = 1552 stepsize(57, 1) = 1707 stepsize(58, 1) = 1878 stepsize(59, 1) = 2066 stepsize(60, 1) = 2272 stepsize(61, 1) = 2499 stepsize(62, 1) = 2749 stepsize(63, 1) = 3024 stepsize(64, 1) = 3327 stepsize(65, 1) = 3660 stepsize(66, 1) = 4026 stepsize(67, 1) =
49 stepsize(68, 1) = 4871 stepsize(69, 1) = 5358 stepsize(70, 1) = 5894 stepsize(71, 1) = 6484 stepsize(72, 1) = 7132 stepsize(73, 1) = 7845 stepsize(74, 1) = 8630 stepsize(75, 1) = 9493 stepsize(76, 1) = stepsize(77, 1) = stepsize(78, 1) = stepsize(79, 1) = stepsize(80, 1) = stepsize(81, 1) = stepsize(82, 1) = stepsize(83, 1) = stepsize(84, 1) = stepsize(85, 1) = stepsize(86, 1) = stepsize(87, 1) = stepsize(88, 1) = End Sub 47
50 library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity encoder is port(clk : in std_logic; X : in std_logic_vector(15 downto 0); ECD : out std_logic_vector(7 downto 0); syoki : in std_logic_vector(15 downto 0) ); end encoder; architecture Behavioral of encoder is signal Y: std_logic_vector(7 downto 0); signal unx: std_logic_vector(15 downto 0); subtype STEPU is std_logic_vector(15 downto 0); type STEPSZ is array (0 to 87) of STEPU; constant N :integer :=4 ; constant STEPSIZE : STEPSZ := ( " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 48
51 " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 49
52 " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 50
53 " ", " ", " ", " ", " ", " " ); begin process (CLK,X) variable SAB: std_logic_vector(15 downto 0); variable K:integer range -1 to 8; variable L: std_logic_vector(7 downto 0); variable STEP: std_logic_vector(15 downto 0); variable HANTEI: std_logic_vector(16 downto 0); variable ZERO: std_logic_vector(7 downto 0):=" "; variable D: std_logic_vector(15 downto 0); variable STEPADR : integer range 0 to 87 :=0; variable GENZAI: std_logic_vector(15 downto 0):=" "; variable TEMP:std_logic:='0'; begin if(clk'event and CLK='1') then if (TEMP='0') then GENZAI := syoki; TEMP :='1'; end if; STEP :=STEPSIZE(STEPADR); SAB :=" "; D:= (not X(15) & X(14 downto 0)); HANTEI := ('1' & D) - ('0' & GENZAI); if (HANTEI(16)='1') then D := D - GENZAI; L(N-1) := '0'; else 51
54 D := GENZAI - D; L(N-1) := '1'; end if; for I in 2 to N loop HANTEI := ('1' & D) - (ZERO(I-2 downto 0) & STEP(15 downto I-2)); if (HANTEI(16) ='1') then L(N-I) := '1'; D := HANTEI(15 downto 0); else L(N-I) := '0'; end if; end loop; for I in 2 to N loop if (L(N-I)='1') then if (I= 2) then SAB := STEP; else SAB := SAB + (ZERO(I-3 downto 0) & STEP ( 15 downto I-2)); end if; end if; end loop; SAB := SAB + ("000" & STEP (15 downto 3)); if (L(N-1)='0') then HANTEI :=('0'& GENZAI) + ('0'& SAB); if (HANTEI(16)='1') then GENZAI := " "; else GENZAI := GENZAI + SAB; end if; elsif (L(N-1)='1') then HANTEI :=('1'& GENZAI) -('0'& SAB); 52
55 if (HANTEI(16)='1') then GENZAI := GENZAI - SAB; else GENZAI := " "; end if; end if; if (N=3) then case L((N-2) downto (N-3)) is when "10" => K := 2; when "11" => K := 4; when others => K := -1; end case; else case L((N-2) downto (N-4)) is when "100" => K := 2; when "101" => K := 4; when "110" => K := 6; when "111" => K := 8; when others => K := -1; end case; end if; if (STEPADR + K > 87) then STEPADR := 87; elsif (STEPADR +K < 0) then STEPADR := 0; else STEPADR := STEPADR + K; end if; Y <= L; end if; end process; unx <= (not X(15) & X(14 downto 0)); ECD <= Y ; end Behavioral; 53
56 library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity ADPCMD is port(clk : in std_logic; A : in std_logic_vector(7 downto 0); X : out std_logic_vector(15 downto 0); syoki : in std_logic_vector(15 downto 0) ); end ADPCMD; architecture RTL of ADPCMD is subtype STEPU is std_logic_vector(15 downto 0); type STEPSZ is array (0 to 87) of STEPU; signal Y: std_logic_vector(15 downto 0); constant N :integer :=4 ; constant STEPSIZE : STEPSZ := ( " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 54
57 " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 55
58 " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", " ", 56
59 " ", " ", " " ); begin process (CLK,A) variable ZERO: std_logic_vector(7 downto 0):=" "; variable SAB: std_logic_vector(15 downto 0); variable STEP: std_logic_vector(15 downto 0); variable STEPADR : integer range 0 to 87 :=0; variable HANTEI: std_logic_vector(16 downto 0); variable GENZAI: std_logic_vector(15 downto 0):= ; variable K:integer range -1 to 8; variable TEMP:std_logic:='0'; begin if(clk'event and CLK='1') then if (TEMP='0') then GENZAI := syoki; TEMP :='1'; end if; SAB :=" "; STEP :=STEPSIZE(STEPADR); for I in 2 to N loop if (A(N-I)='1') then if (I= 2) then SAB := STEP; else SAB := SAB + (ZERO(I-3 downto 0) & STEP ( 15 downto I-2)); end if; end if; end loop; SAB := SAB + ("000" & STEP (15 downto 3)); if (A(N-1)='0') then HANTEI :=('0'& GENZAI) + ('0'& SAB); if (HANTEI(16)='1') then 57
60 else end if; elsif (A(N-1)='1') then GENZAI := " "; GENZAI := GENZAI + SAB; HANTEI :=('1'& GENZAI) -('0'& SAB); if (HANTEI(16)='1') then else GENZAI := GENZAI - SAB; GENZAI := " "; end if; end if; if (N=3) then case A((N-2) downto (N-3)) is when "10" => K := 2; when "11" => K := 4; when others => K := -1; end case; else case A((N-2) downto (N-4)) is when "100" => K := 2; when "101" => K := 4; when "110" => K := 6; when "111" => K := 8; when others => K := -1; end case; end if; if (STEPADR + K > 87) then STEPADR := 87; elsif (STEPADR +K < 0) then STEPADR := 0; else STEPADR := STEPADR + K; end if; 58
61 end if; Y <= GENZAI; end process; X <= Y; end RTL; 59
62 LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.numeric_std.all; use IEEE.std_logic_unsigned.all; ENTITY testbench IS END testbench; ARCHITECTURE behavior OF testbench IS COMPONENT encoder PORT( CLK : IN std_logic; X : IN std_logic_vector(15 downto 0); syoki : in std_logic_vector(15 downto 0); ECD : OUT std_logic_vector(7 downto 0) ); END COMPONENT; SIGNAL CLK : std_logic:='0'; SIGNAL X : std_logic_vector(15 downto 0):=" "; SIGNAL ECD : std_logic_vector(7 downto 0); SIGNAL syoki : std_logic_vector(15 downto 0); BEGIN uut: encoder PORT MAP( CLK => CLK, X => X, ECD => ECD, syoki => syoki ); process begin syoki <=" "; for I in 1 to 1000 loop CLK <= '0'; wait for 50 ps; 60
63 CLK <= '1'; wait for 50 ps; end loop; wait; end process; tb : PROCESS BEGIN X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; 61
64 X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; X <=" "; 62
65 END PROCESS; -- *** End Test Bench - User Defined Section *** END; 63
66 LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.numeric_std.all; use IEEE.std_logic_unsigned.all; ENTITY testbench IS END testbench; ARCHITECTURE behavior OF testbench IS COMPONENT adpcmd PORT( CLK : IN std_logic; A : IN std_logic_vector(7 downto 0); X : OUT std_logic_vector(15 downto 0); syoki : IN std_logic_vector(15 downto 0) ); END COMPONENT; SIGNAL CLK : std_logic:= '0'; SIGNAL A : std_logic_vector(7 downto 0) :=" "; SIGNAL X : std_logic_vector(15 downto 0); SIGNAL syoki : std_logic_vector(15 downto 0) :=" "; BEGIN uut: adpcmd PORT MAP( CLK => CLK, A => A, X => X, syoki => syoki ); process begin for I in 1 to loop CLK <= '0'; wait for 50 ps; 64
67 CLK <= '1'; wait for 50 ps; end loop; wait; end process; -- *** Test Bench - User Defined Section *** tb : PROCESS BEGIN A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; A <=" " ; 65
68 end process; END; Combo1 Text1 Text2 Command1 Command2 Text3 Text4 Text5 Text6 Text7 Text8 Text9 66
if clear = 1 then Q <= " "; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst =
VHDL 2 1 VHDL 1 VHDL FPGA VHDL 2 HDL VHDL 2.1 D 1 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; regs.vhdl entity regs is clk, rst : in std_logic; clear : in std_logic; we
1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i
1030195 15 2 10 1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 4-3-3 47 5 52 53 54 55 ii 1 VHDL IC VHDL 5 2 3 IC 4 5 1 2
TECH_I Vol.25 改訂新版PCIデバイス設計入門
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity n is port( ); end entity n; architecture RTL of nis begin when : process begin end process :process begin end process
スライド 1
1 1. 2 2. 3 isplever 4 5 6 7 8 9 VHDL 10 VHDL 4 Decode cnt = "1010" High Low DOUT CLK 25MHz 50MHz clk_inst Cnt[3:0] RST 2 4 1010 11 library ieee; library xp; use xp.components.all; use ieee.std_logic_1164.all;
VHDL
VHDL 1030192 15 2 10 1 1 2 2 2.1 2 2.2 5 2.3 11 2.3.1 12 2.3.2 12 2.4 12 2.4.1 12 2.4.2 13 2.5 13 2.5.1 13 2.5.2 14 2.6 15 2.6.1 15 2.6.2 16 3 IC 17 3.1 IC 17 3.2 T T L 17 3.3 C M O S 20 3.4 21 i 3.5 21
Unconventional HDL Programming ( version) 1
Unconventional HDL Programming (20090425 version) 1 1 Introduction HDL HDL Hadware Description Language printf printf (C ) HDL 1 HDL HDL HDL HDL HDL HDL 1 2 2 2.1 VHDL 1 library ieee; 2 use ieee.std_logic_1164.all;
VBI VBI FM FM FM FM FM DARC DARC
14 2 7 2.1 2.1.1 2.1.2 2.1.3 2.1.3.1 VBI 2.1.3.2 VBI 2.1.4 2.1.5 2.1.6 10 2.FM 11 2.2.1 FM 11 2.2.2 FM 11 2.2.3FM 13 2.2.4 FM DARC 14 2.2.4.1 DARC 14 2.2.4.2 DARC 14 17 3.1 17 3.1.1 parity 17 3.1.2 18
Microsoft Word - 実験4_FPGA実験2_2015
FPGA の実験 Ⅱ 1. 目的 (1)FPGA を用いて組合せ回路や順序回路を設計する方法を理解する (2) スイッチや表示器の動作を理解し 入出力信号を正しく扱う 2. スケジュール項目 FPGAの実験 Ⅱ( その1) FPGAの実験 Ⅱ( その2) FPGAの実験 Ⅱ( その3) FPGAの実験 Ⅱ( その4) FPGAの実験 Ⅱ( その5) FPGAの実験 Ⅱ( その6) FPGAの実験 Ⅱ(
PeakVHDL Max+Plus VGA VG
2001 PC 9720002 14 2 7 4 1 5 1.1... 5 1.2... 5 1.3... 6 1.4... 6 2 7 2.1... 7 2.2... 8 2.2.1... 8 2.3... 9 2.3.1 PeakVHDL... 9 2.3.2 Max+Plus2... 9 3 VGA 10 3.1... 10 3.2 VGA... 10 3.3 VGA... 11 3.4 VGA...
問 2. タイミングチャート以下に示す VHDL コードで記述されている回路に関するタイミングチャートを完成させよ ) レジスタの動作 use IEEE.std_logic_64.all; entity RegN is generic (N : integer := 8 port ( CLK, EN
第 8 回中間試験前の演習 問.VHDL ソースコードを読む () 次の VHDL のソースコードが記述しているゲート回路の回路図を示せ. use IEEE.STD_LOGIC_64.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity Logic is port ( A : in std_logic_vector(3
Microsoft PowerPoint - 集積回路工学_ ppt[読み取り専用]
![Microsoft PowerPoint - 集積回路工学_ ppt[読み取り専用]](/thumbs/88/116763841.jpg "Microsoft PowerPoint - 集積回路工学_ ppt[読み取り専用]")
2007.11.12 集積回路工学 Matsuzawa Lab 1 集積回路工学 東京工業大学 大学院理工学研究科 電子物理工学専攻 2007.11.12 集積回路工学 Matsuzawa Lab 2 1. 1. ハードウェア記述言語 (VHDL で回路を設計 ) HDL 設計の手順や基本用語を学ぶ RTL とは? Register Transfer Level レジスタ間の転送関係を表現したレベル慣例的に以下のことを行う
フリップフロップ
第 3 章フリップ フロップ 大阪大学大学院情報科学研究科 今井正治 imai@ist.osaka-u.ac.jp http://www-ise1.ist.osaka-u.ac.jp/~imai/ 2005/10/17 2006, Masaharu Imai 1 講義内容 フリップ フロップの基本原理 RS フリップ フロップ D ラッチ D フリップ フロップ JK フリップ フロップ T フリップ
エンティティ : インタフェースを定義 entity HLFDD is port (, : in std_logic ;, : out std_logic ) ; end HLFDD ; アーキテクチャ : エンティティの実現 architecture RH1 of HLFDD is <= xor
VHDL を使った PLD 設計のすすめ PLD 利用のメリット 小型化 高集積化 回路の修正が容易 VHDL 設計のメリット 汎用の設計になる ( どこのデバイスにも搭載可能 ) 1/16 2001/7/13 大久保弘崇 http://www.aichi-pu.ac.jp/ist/~ohkubo/ 2/16 設計の再利用が促進 MIL 記号の D での設計との比較 Verilog-HDL などでも別に同じ
- VHDL 演習 ( 組み合せ論理回路 ) 回路 半加算器 (half adder,fig.-) 全加算器を構成する要素である半加算器を作成する i) リスト - のコードを理解してから, コンパイル, ダウンロードする ii) 実験基板上のスイッチ W, が, の入力,LED, が, の出力とな
第 回 VHDL 演習組み合せ論理回路 VHDL に関する演習を行う 今回は, 組み合せ論理回路の記述について学ぶ - 論理回路の VHDL 記述の基本 同時処理文を並べることで記述できる 部品の接続関係を記述 順番は関係ない process 文の内部では, 順次処理文を使う process 文 つで, つの同時処理文になる順次処理文は, 回路の動作を 逐次処理的 に ( 手続き処理型プログラム言語のように
論理設計の基礎
. ( ) IC (Programmable Logic Device, PLD) VHDL 2. IC PLD 2.. PLD PLD PLD SIC PLD PLD CPLD(Complex PLD) FPG(Field Programmable Gate rray) 2.2. PLD PLD PLD I/O I/O : PLD D PLD Cp D / Q 3. VHDL 3.. HDL (Hardware
回路 7 レジスタ ( 同期イネーブル及び非同期リセット付 ) 入力データを保持するのに用いる記憶素子 使用用途として, マイクロプロセッサ内部で演算や実行状態の保持に用いられる Fig4-2 のレジスタは, クロック信号の立ち上がり時かつ 信号が 1 のときに外部からの 1 ビットデータ R をレ
第 4 回 VHDL 演習 2 プロセス文とステートマシン プロセス文を用いるステートマシンの記述について学ぶ 回路 6 バイナリカウンタ (Fig.4-1) バイナリカウンタを設計し, クロック信号に同期して動作する同期式回路の動作を学ぶ ⅰ) リスト 4-1 のコードを理解してから, コンパイル, ダウンロードする ⅱ) 実験基板上のディップスイッチを用いて, 発生するクロック周波数を 1Hz
Microsoft PowerPoint LC_15.ppt
( 第 15 回 ) 鹿間信介摂南大学理工学部電気電子工学科 特別講義 : 言語を使った設計 (2) 2.1 HDL 設計入門 2.2 FPGA ボードの設計デモ配布資料 VHDL の言語構造と基本文法 2.1 HDL 設計入門 EDAツール : メンター社製品が有名 FPGAベンダーのSW 1 1 仕様設計 にも簡易機能あり 2 3 2 HDLコード記述 3 論理シミュレーション 4 4 論理合成
スライド 1
isplever CLASIC 1.2 Startup Manual for MACH4000 Rev.1.0 isplever_ CLASIC Startup_for_MACH4000_Rev01.ppt Page: 1 1. Page 3 2. Lattice isplever Design Flow Page 4 3. Page 5 3-1 Page 6 3-2 Page 7 3-3 Page
コンピュータ概論
4.1 For Check Point 1. For 2. 4.1.1 For (For) For = To Step (Next) 4.1.1 Next 4.1.1 4.1.2 1 i 10 For Next Cells(i,1) Cells(1, 1) Cells(2, 1) Cells(10, 1) 4.1.2 50 1. 2 1 10 3. 0 360 10 sin() 4.1.2 For
RSA FA FA AND Booth FA FA RSA 3 4 5
RSA High-Speed Multiplication for RSA ode using Redundant Binary System 6585 6 6 RSA FA FA AND Booth FA FA RSA 3 4 5 This paper summarizes High-Speed Multiplication for RSA ode using Redundant Binary System,
FPGA と LUPO その1
FPGA Lecture for LUPO and GTO Vol. 1 2010, 31 August (revised 2013, 19 November) H. Baba Contents FPGA の概要 LUPO の基本的な使い方 New Project Read and Write 基本的な Behavioral VHDL simulation Firmware のダウンロード FPGA
PR300 電力モニタ 通信インタフェース (RS-485通信，Ethernet通信)
User s Manual 1 2 3 1 2 3 Ethernet 1 2 3 4 Ethernet (ST-NO) (PCLK1) (PCLK2) (COMM) (M ASC) (M RTU) (M TCP) (RS-485) (B-RT) (PR201) (NONE) (PRI) (EVEN) (ODD) (STP) (DLN) (RS-485) (Ethernet) (IP-1)
VHDL
VHDL 4 4 3 3 6 6 6 9 4 8 5 9 5 5 6 9 3 3 3 35 36 37 38 FIRIIR A/D D/A NOSCOS LSI FIR IIR x a x a a ; ; H a H T j e T j e T j T a j T a T j T a e a H e H T j sin cos sin cos T j I T j R T a e H T a e H
D0020.PDF
n 3 X n Y n = Z n 17 1995 300 n n 2 3 2 a b c c 2 a 2 b 2 600 2000 322 3 15 2 3 580 3 1 5 4 3 2 1 300 2 1 2 1 1 ExcelVBA 2 VBA 1 VBA 2 API Sleep ExcelVBA 2 100 60 80 50 ExcelVBA API Sleep 3 100 60 (80
2ALU 以下はデータ幅 4ビットの ALU の例 加算, 減算,AND,OR の4つの演算を実行する 実際のプロセッサの ALU は, もっと多種類の演算が可能 リスト 7-2 ALU の VHDL 記述 M use IEEE.STD_LOGIC_1164.ALL; 00 : 加算 use IEE
差し替え版 第 7 回マイクロプロセッサの VHDL 記述 マイクロプロセッサ全体および主要な内部ユニットの,VHDL 記述の例を示す. 1)MPU(Micro Processor Uit) Module 1MPU のエンティティ記述とコントローラの例以下は, 簡単な MPU の VHDL 記述の例である ただし, アーキテクチャ部分は, 命令読み込みと実行の状態遷移のみを実現したステートマシンである
デザインパフォーマンス向上のためのHDLコーディング法
WP231 (1.1) 2006 1 6 HDL FPGA TL TL 100MHz 400MHz HDL FPGA FPGA 2005 2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx,
Ｍｙ関数の作成演習問題集
Excel Sum,Average,Max 330 BMI Excel My Excel VBA Visual BASIC Editor AltF11 Visual BASIC Editor My Function Function -1- Function ( As Single, As Single) As Double Function Funciton Funciton As Single
卒業論文.PDF
234 1 1 1.1 1 1.2 4 1.3 4 2 5 2.1 5 2.2 6 2.3 7 2.3.1 7 2.3.2 8 2.3.3 9 2.3.4 9 2.3.5 9 2.3.6 9 3 1 3.1 3.2 3.3 11 3.4 14 3.4.1 14 3.4.2 15 3.5 16 3.6 17 i 4 2 18 4.1 18 4.2 19 4.2.1 2m/sec 2 4.2.2 3m/sec
卒 業 研 究 報 告
VHDL 1040183 16 2 17 1 1 2 2 2 2 2 1 2 2 2 3 7 3 18 19 20 22 23 25 4 VHDL 27 27 8 BCD 2 27 28 REG_B 29 29 STATE 29 31 VHDL 5 VHDL 1 CPU Hardware Description Language : HDL VHDL VHSIC HDL 1 2 3 VHDL 4 3
untitled
Fortran90 ( ) 17 12 29 1 Fortran90 Fortran90 FORTRAN77 Fortran90 1 Fortran90 module 1.1 Windows Windows UNIX Cygwin (http://www.cygwin.com) C\: Install Cygwin f77 emacs latex ps2eps dvips Fortran90 Intel
LSI LSI 2
LSI LSI 2 P=CV 2 F 3 4 5 EDA Electric Design Automation) LSI CAD Computer Aided Design) Verilog Verify Logic VHDL VHSIC Description Language) SystemC C SFL Structured Functional description Language) NTT
<4D F736F F D2091B28BC68CA48B8695F18D902E646F63>
卒業研究報告 題目 LED ディスプレイ用動画表示制御回路の設計と製作 指導教員 矢野政顕教授 報告者学籍番号 : 1060237 氏名 : 田中振宇 平成 18 年 2 月 21 日 高知工科大学電子 光システム工学科 目次 第 1 章はじめに 1 第 2 章 LED ディスプレイ 2 2-1 LED(Light Emitting Diode) 2 2-1-1 LED の発光原理 2 2-1-2
Excel Excel Excel 20132 20 = 1048576 Excel 201316 100 III 7 (2014 11 18 ) 1
III 7 VBA / III 7 (2014 11 18 ) Excel Excel Excel 20132 20 = 1048576 Excel 201316 100 III 7 (2014 11 18 ) 1 Excel VBA Excel Excel 2 20 Excel QR Excel R QR QR BLASLAPACK III 7 (2014 11 18 ) 2 VBA VBA (Visual
10/ / /30 3. ( ) 11/ 6 4. UNIX + C socket 11/13 5. ( ) C 11/20 6. http, CGI Perl 11/27 7. ( ) Perl 12/ 4 8. Windows Winsock 12/11 9. JAV
tutimura@mist.i.u-tokyo.ac.jp kaneko@ipl.t.u-tokyo.ac.jp http://www.misojiro.t.u-tokyo.ac.jp/ tutimura/sem3/ 2002 11 20 p.1/34 10/16 1. 10/23 2. 10/30 3. ( ) 11/ 6 4. UNIX + C socket 11/13 5. ( ) C 11/20
CommandMatrix_8230E
4. USB 4. USB 4.1 USB2.0 Full Speed USB (Universal Serial Bus) USB 4.2 USB : USB2.0 Full Speed : USB B : A112010 USB(A) -USB B 1 m ID: MYID 1 127 : : ASCII : ASCII : ADC USB 4.3 USB 4.3.1 ADC USB ADC USB
untitled
ST0001-1- -2- -3- -4- BorderStyle ControlBox, MinButton, MaxButton True False True False Top Left Height,Width Caption Icon True/False -5- Basic Command1 Click MsgBox " " Command1 Click Command1 Click
COINS 5 2.1
COINS (0501699) 20 21 2 5 1 3 1.1....................................... 3 1.2..................................... 4 1.3....................................... 4 2 COINS 5 2.1 COINS..................................
コンピュータ概論
5.1 VBA VBA Check Point 1. 2. 5.1.1 ( bug : ) (debug) On Error On Error On Error GoTo line < line > 5.1.1 < line > Cells(i, j) i, j 5.1.1 MsgBox Err.Description Err1: GoTo 0 74 Visual Basic VBA VBA Project
●70974_100_AC009160_KAPヘ<3099>ーシス自動車約款（11.10）.indb
" # $ % & ' ( ) * +, -. / 0 1 2 3 4 5 6 7 8 9 : ; < = >? @ A B C D E F G H I J K L M N O P Q R S T U V W X Y " # $ % & ' ( ) * + , -. / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? @ A B
橡WINAPLI.PDF
Windows Visual Basic 2.0 8 7 29 8 2 Windows 1. Windows 1 1.1. Windows 1 1.2. 1 2. Visual Basic 2 2.1. VisualBasic 2 2.2. Visual Basic 2 2.2.1. 2 2.2.2. 2 2.2.3. 2 2.2.4. 2 2.2.5. 2 2.3. Visual Basic 3
Excel Excel Excel = Excel ( ) 1
10 VBA / 10 (2016 06 21 ) Excel Excel Excel 20132 20 = 1048576 Excel 201316 100 10 (2016 06 21 ) 1 Excel VBA Excel Excel 2 20 Excel QR Excel R QR QR BLASLAPACK 10 (2016 06 21 ) 2 VBA VBA (Visual Basic
Autumn 2005 1 9 13 14 16 16 DATA _null_; SET sashelp.class END=eof; FILE 'C: MyFiles class.txt'; /* */ PUT name sex age; IF eof THEN DO; FILE LOG; /* */ PUT '*** ' _n_ ' ***'; END; DATA _null_;
B 5 (2) VBA R / B 5 ( ) / 34
B 5 (2) VBAR / B 5 (2014 11 17 ) / 34 VBA VBA (Visual Basic for Applications) Visual Basic VBAVisual Basic Visual BasicC B 5 (2014 11 17 ) 1 / 34 VBA 2 Excel.xlsm 01 Sub test() 02 Dim tmp As Double 03
6.1 工 程 管 理 (ネットワーク 工 程 表 ) 159 VBA( 実 行 結 果 例 ) 出 力 結 果 シート 出 力 結 果 を 図 に 描 くと 下 図 のようになる. 図 6.3 ネットワーク 工 程 表 ( 出 力 結 果 より 作 図 )
158 第 6 章 施 工 管 理 エクセル 例 題 6-1 ネットワーク 工 程 表 の 作 成 図 6.2 に 示 すネットワーク 工 程 表 の 作 業 時 刻, 余 裕 時 間 等 を 計 算 し,クリティ カルパスを 求 める. 図 6.2 ネットワーク 工 程 表 VBA( 実 行 結 果 例 ) データ 入 力 シート * A~K の 各 作 業 の 開 始 ノード(イベント), 終
橡vb_kikai0.PDF
Visual Basic OS Windows Visual Basic GPIBRS232C A/D Visual Basic Windows Visual Basic Visual Basic Visual Basic Visual Basic Windows GUI( ) OS Visual Basic Form Form 1 Visual Basic Microsoft Visual Basic
2 1,384,000 2,000,000 1,296,211 1,793,925 38,000 54,500 27,804 43,187 41,000 60,000 31,776 49,017 8,781 18,663 25,000 35,300 3 4 5 6 1,296,211 1,793,925 27,804 43,187 1,275,648 1,753,306 29,387 43,025
untitled
StiLL StiLL Excel VBA IT Excel2000 2003 StiLL StiLL! Excel2007 StiLL -- -- Excel!!!! DB CSV VBA VBA ' VBA Public Sub SampleProgramDAO1() Dim SheetName As String Dim strname As String SheetName = "Sheet2"
2X Y Y X θ 1, θ 2,... Y = f(x, θ 1, θ 2,...) θ k III 8 (2013 05 28 ) 1 / 39
III 8 (3) VBA, R / III 8 (2013 05 28 ) / 39 2X Y Y X θ 1, θ 2,... Y = f(x, θ 1, θ 2,...) θ k III 8 (2013 05 28 ) 1 / 39 Y X 1, X 2,..., X n Y = f(x 1, X 2,..., X n, θ 1, θ 2,...) (y k, x 1,k, x 2,k,...)
D0050.PDF
Excel VBA 6 3 3 1 Excel BLOCKGAME.xls Excel 1 OK 2 StepA D B1 B4 C1 C2 StepA StepA Excel Workbook Open StepD BLOCKGAME.xls VBEditor ThisWorkbook 3 1 1 2 2 3 5 UserForm1 4 6 UsorForm2 StepB 3 StepC StepD
<4D6963726F736F667420576F7264202D208DEC90AC837D836A83858341838B81698F4390B394C5816A2E646F63>
+ = 付 録 Ⅰ マクロのフローチャート 開 始 キーワード 数 と 文 章 数 をカウントする Yes 全 ての 文 章 番 号 (1 0) を 照 合 したか No 全 ての 文 章 番 号 (data) を 照 合 したか Yes No 文 章 番 号 (1 0) が 文 章 番 号 (data) と 等 しいか Yes No 値 を 一 行 全 て 0にする 値 を 一
- 1 - - 2 - 320 421 928 1115 12 8 116 124 2 7 4 5 428 515 530 624 921 1115 1-3 - 100 250-4 - - 5 - - 6 - - 7 - - 8 - - 9 - & & - 11 - - 12 - GT GT - 13 - GT - 14 - - 15 - - 16 - - 17 - - 18 - - 19 - -
main.dvi
1 F77 5 hmogi-2008f@kiban.civil.saitama-u.ac.jp 2013/5/13 1 2 f77... f77.exe f77.exe CDROM (CDROM D D: setupond E E: setupone 5 C:work\T66160\20130422>f77 menseki.f -o menseki f77(.exe) f77 f77(.exe) C:work\T66160\20130422>set
PBASIC 2.5 PBASIC 2.5 $PBASIC directive PIN type New DEBUG control characters DEBUGIN Line continuation for comma-delimited lists IF THEN ELSE * SELEC
PBASIC 2.5 PBASIC 2.5 BASIC Stamp Editor / Development System Version 2.0 Beta Release 2 2.0 PBASIC BASIC StampR PBASIC PBASIC PBASIC 2.5 Parallax, Inc. PBASIC 2.5 PBASIC 2.5 support@microbot-ed.com 1
joho09.ppt
s M B e E s: (+ or -) M: B: (=2) e: E: ax 2 + bx + c = 0 y = ax 2 + bx + c x a, b y +/- [a, b] a, b y (a+b) / 2 1-2 1-3 x 1 A a, b y 1. 2. a, b 3. for Loop (b-a)/ 4. y=a*x*x + b*x + c 5. y==0.0 y (y2)
D0120.PDF
12? 1940 Stanislaw Ulam John von Neumann Cellular Automaton 2 Cellular Automata 1 0 1 2 0 1 A 3 B 1 2 3 C 10 A B C 1 ExcelVBA 1 1 1 1 0 1 1 B7 BD7 road1 B8 BD31 board 0 Road1 50 board 0 1 0 1 Excel 2 2
橡挿入法の実践
PAGE:1 7JFC1121 PAGE:2 7JFC1121 PAGE:3 7JFC1121 Kadai_1.pas program input_file;{7jfc1121 19 20 { type item = record id : integer; math : integer; english : integer; var wfile data flag id_no filename :
45 VBA Fortran, Pascal, C Windows OS Excel VBA Visual Basic Excel VBA VBA Visual Basic For Application Microsoft Office Office Excel VBA VBA Excel Acc
\n Title 文 系 学 生 のための VBA プログラミング 教 育 についての 考 察 Author(s) 五 月 女, 仁 子 ; Soutome, Hiroko Citation 商 経 論 叢, 46(1): 45-60 Date 2010-10-31 Type Departmental Bulletin Paper Rights publisher KANAGAWA University
Verilog HDL による回路設計記述
Verilog HDL 3 2019 4 1 / 24 ( ) (RTL) (HDL) RTL HDL アルゴリズム 動作合成 論理合成 論理回路 配置 配線 ハードウェア記述言語 シミュレーション レイアウト 2 / 24 HDL VHDL: IEEE Std 1076-1987 Ada IEEE Std 1164-1991 Verilog HDL: 1984 IEEE Std 1364-1995
2 X Y Y X θ 1,θ 2,... Y = f (X,θ 1,θ 2,...) θ k III 8 ( ) 1 / 39
III 8 (3) VBA, R / III 8 (2013 11 26 ) / 39 2 X Y Y X θ 1,θ 2,... Y = f (X,θ 1,θ 2,...) θ k III 8 (2013 11 26 ) 1 / 39 Y X 1, X 2,..., X n Y = f (X 1, X 2,..., X n,θ 1,θ 2,...) (y k, x k,1, x k,2,...)
論理回路設計
2017 年度前期集中講義 論理回路設計 - 実習 :VHDL によるデジタル回路設計 - 講座の目的実習を通して 専門分野の問題発見 解決の能力を修得する - LSI 設計の基礎知識を得る - 言語 :VHDLによる設計手法を実習する - EDAツールの操作を経験する - FPGAを搭載した評価ボードで動作を確認する 東京理科大学 基礎工学部電子応用工学科 ( 非常勤講師 ) 藤岡督也 1 /76
Design at a higher level
Meropa FAST 97 98 10 HLS, Mapping, Timing, HDL, GUI, Chip design Cadence, Synopsys, Sente, Triquest Ericsson, LSI Logic 1980 RTL RTL gates Applicability of design methodologies given constant size of
ii
Excel VBA VBA 2002 ii CONTENTS 1 2 3 4 5 6 7 8 9 10 1 2 2 EXVBA2_2002 1-2 1-2.xls 12 Sub () Dim FstValue(6) As Integer Dim NextValue(6) As Integer Dim TtlValue(6) As Integer Dim i As Integer Set WS =
D0090.PDF
400. 1 1 1 3 500g 180cm A A 0g 500g 500g 500g 0.2 0.3 cm 500g 1kg 12 2 4 2 1 2 1 500g 500g 500g 2 A FreeFall 2 VBEditor 1 1 Option Explicit Declare Sub Sleep Lib "kernel32" (ByVal dwmilliseconds As Long)
2.5. Verilog 19 Z= X + Y - Z A+B LD ADD SUB ST (X<<1)+(Y<<1) X 1 2 LD SL ST 2 10
2.5. Verilog 19 Z= X + Y - Z A+B LD 0 0001 0000 ADD 1 0110 0001 SUB 2 0111 0010 ST 2 1000 0010 (X
Microsoft Word 練習問題の解答.doc
演習問題解答 練習 1.1 Label1.Text = Val(Label1.Text) + 2 練習 1.2 コントロールの追加 Private Sub Button2_Click( 省略 ) Handles Button2.Click Label1.Text = Val(Label1.Text) - 2 練習 2.1 TextBox3.Text = Val(TextBox1.Text) * Val(TextBox2.Text)
N88 BASIC 0.3 C: My Documents 0.6: 0.3: (R) (G) : enterreturn : (F) BA- SIC.bas 0.8: (V) 0.9: 0.5:
BASIC 20 4 10 0 N88 Basic 1 0.0 N88 Basic..................................... 1 0.1............................................... 3 1 4 2 5 3 6 4 7 5 10 6 13 7 14 0 N88 Basic 0.0 N88 Basic 0.1: N88Basic
超簡単、売上入力画面作成
19 1 10 Access Access 1. Access [ ] < 1 > 2. Access [ ] 3. [ ] [ ] 4. < 2 > 1. [ ] [ ] [ ] [ ] [ ] 2. [ ] < 3 > 3. [ ] 4. [ ] [ ] 5. [ ] < 4 > [ ] Yes/No [ ] 6. < 5 > 1. [ ] [ ] 2. [ ] < 6 > 3. [ ] [ ]
25 II :30 16:00 (1),. Do not open this problem booklet until the start of the examination is announced. (2) 3.. Answer the following 3 proble
25 II 25 2 6 13:30 16:00 (1),. Do not open this problem boolet until the start of the examination is announced. (2) 3.. Answer the following 3 problems. Use the designated answer sheet for each problem.
橡実践Oracle Objects for OLE
THE Database FOR Network Computing 2 1. 2 1-1. PL/SQL 2 1-2. 9 1-3. PL/SQL 11 2. 14 3. 16 3-1. NUMBER 16 3-2. CHAR/VARCHAR2 18 3-3. DATE 18 4. 23 4-1. 23 4-2. / 24 26 1. COPYTOCLIPBOARD 26 III. 28 1.
PowerPoint プレゼンテーション
"# "# $%&' "#$% $# & $# $% % ' ()(*"#$% +,(- ()(*"#$%.' ()(* $/.0##'' %0$&0% 1*2#/0/%'&0343$56 789#/0/'%&04../ "3"0##"$ "0%0$" "7 1*2#.30///04%.$ 789#.30///0#$'4 http://www.ibie2016.com/exhibitorlist/
1. A0 A B A0 A : A1,...,A5 B : B1,...,B
1. A0 A B A0 A : A1,...,A5 B : B1,...,B12 2. 3. 4. 5. A0 A, B Z Z m, n Z m n m, n A m, n B m=n (1) A, B (2) A B = A B = Z/ π : Z Z/ (3) A B Z/ (4) Z/ A, B (5) f : Z Z f(n) = n f = g π g : Z/ Z A, B (6)
Lesson 1 1 EXVBA2000 Lesson01 Lesson01.xls 2
Excel2000VBA L e a r n i n g S c h o o l 1 Lesson 1 1 EXVBA2000 Lesson01 Lesson01.xls 2 3 Module1:(General)- Public Sub () Dim WS As Object Dim DiffDate As Integer Dim MaxRows As Integer, CopyRows As Integer
xl 1 program Othello6; 2 {$APPTYPE CONSOLE} 3 uses SysUtils; 4 5 type 6 TMasuNo = 0..99; // 7 TYouso = (Soto,Kara,Kuro,Siro); // 8 TBan = array [TMasu
xl 1 program Othello6; 2 {$APPTYPE CONSOLE 3 uses SysUtils; 4 5 type 6 TMasuNo = 0..99; // 7 TYouso = (Soto,Kara,Kuro,Siro); // 8 TBan = array [TMasuNo] of TYouso; // 10 10 9 TPlayer = Kuro..Siro; // 10
<リスト1> AD コンバータへのデータの出力例 NEC PC98 用 mov al,22h // CLK -> 1, CS -> 0, DI -> 0 out 32h,al // シリアル ポートにデータ出力 PC/AT 互換機用 mov al,00h // CLK -> 1 mov dx,3fb
AD コンバータへのデータの出力例 NEC PC98 用 mov al,22h // CLK -> 1, CS -> 0, DI -> 0 out 32h,al // シリアル ポートにデータ出力 PC/AT 互換機用 mov al,00h // CLK -> 1 mov dx,3fbh out dx al // シリアル ポートにデータ出力 mov al,03h // CS -> 0,
PROC OPTIONS; NOTE: XXXXXXXXSASV8.2 SASV9.1 SASV9.1 LIBNAME source ""; LIBNAME target V9 ""; PROC MIGRATE IN=source OUT=target ; RUN ; LIBNAME v8lib V8 "d: saslib v8lib"; LIBNAME v9lib V9 "d: saslib
PowerPoint プレゼンテーション
ループ ループとは? ある条件を満たすまで 指定の命令を繰り返す Do... Loop For Next For Each Next While WEnd ループの種類 Do Loop Do While 条件 ステートメント Loop Do ステートメント Loop While 条件 Do Until 条件 ステートメント Loop Do ステートメント Until Loop 条件 Do Loop
listings-ext
(6) Python (2) ( ) ohsaki@kwansei.ac.jp 5 Python (2) 1 5.1 (statement)........................... 1 5.2 (scope)......................... 11 5.3 (subroutine).................... 14 5 Python (2) Python 5.1
1. 入力画面
指定した時刻に指定したマクロ (VBA) を実行するプログラム (VBA) 益永八尋 様々な業務を行っている場合には 指定した時刻に指定したマクロ (Macro VBA) を実行したくなる場合がある たとえば 9:00 17: 00 や 1 時間 6 時間間隔に指定したマクロ (Macro VBA) を実行する この様な場合に対応できるように汎用性の高いプログラムを作成した この場合に注意する必要があるのは
Microsoft PowerPoint - Visualプログラミング
流れの制御構造 多方向分岐 プログラムの制御構造は下記の 6 つ (1) 連接 ( 連なり ) (2) 所定回数反復 ( 一定回数の繰り返し ) (3) 判断 ( 分かれ ) (4) 多方向分岐 (5) 前判定反復 (6) 後判定反復 上記以外は使ってはいけない. 141 if 文による多方向に分岐する処理 (1) Sub elseif2() Dim a As Integer a = Range("A1").Value
AccessVBA−‹ŠpŁÒ-flO“Z
Microsoft Access 1 2 Private Sub After5days_Click( ) msg = Date + 5 MsgBox mag End Sub 3 Me.Filter = " =' " & Me! & "'" 4 5 Private Sub _Click() If IsNull(Me!) Then MsgBox " " Me!.SetFocus Me!.Dropdown
の包絡線を求めることになる 包絡線は一次式で表せるのでこのときの係数 ( 切片 ) を求 めればよいことになる この係数 ( 切片 ) が粘着力となる 包絡線はモールの応力円に外 接する直線であるため 包絡線の式は下記三式を解くことにより求めることができる 包絡線の式 Y=A1 X + B1 ---
モールの応力円から内部摩擦角 粘着力を求めるためのプログラム 益永八尋 Ⅰ. プログラムの考え方土質試験結果からモールの応力円を描き 内部摩擦角と粘着力を求めるプログラムの開発をおこなった このプログラムを作成するに当って どのような考え方をしているかを以下に技術資料として作成する モールの応力円を作成するプログラム言語は VB とした これは Excel の VBA では描画機能がなく Excel
sinfI2005_VBA.doc
sinfi2005_vba.doc MS-ExcelVBA 基礎 (Visual Basic for Application). 主な仕様一覧 () データ型 主なもの 型 型名 型宣言文字 長さ 内容 整数型 Integer % 2 バイト -32,768 32,767 長整数型 Long & 4 バイト -2,47,483,648 2,47,483,647 単精度浮動小数点数 Single 型!
BASICとVisual Basic
Visual Basic BASIC Visual Basic BASICBeginner's All purpose Symbolic Instruction Code Visual Basic Windows BASIC BASIC Visual Basic Visual Basic End Sub .Visual Basic Visual Basic VB 1-1.Visual Basic
Microsoft Word - VBA基礎(3).docx
上に中和滴定のフローチャートを示しました この中で溶液の色を判断する部分があります このような判断はプログラムではどのように行うのでしょうか 判断に使う命令は IF 文を使います IF は英語で もし何々なら という意味になります 条件判断条件判断には次の命令を使います If 条件式 1 Then ElseIf 条件式 2 Then ElseIf 条件式 3 Then 実行文群 1 実行文群 2 実行文群
1. A0 A B A0 A : A1,...,A5 B : B1,...,B12 2. 5 3. 4. 5. A0 (1) A, B A B f K K A ϕ 1, ϕ 2 f ϕ 1 = f ϕ 2 ϕ 1 = ϕ 2 (2) N A 1, A 2, A 3,... N A n X N n X N, A n N n=1 1 A1 d (d 2) A (, k A k = O), A O. f
Microsoft Word - 卒業論文.doc
卒業研究論文 (2009 年 2 月 ) CPLD によるミニゲーム集の制作 ソフトウェア情報学部 ソフトウェア情報学科 和島研究室 ソ 17001 相坂俊 1. 背景... 4 2. 開発環境... 4 2.1 ハードウェア... 4 2.1.1 CPLD... 4 2.1.2 Terasic-Blaster... 6 2.1.3 フラットケーブル... 6 2.2 ソフトウェア... 7 2.2.1
Platypus-QM β ( )
Platypus-QM β (2012.11.12) 1 1 1.1...................................... 1 1.1.1...................................... 1 1.1.2................................... 1 1.1.3..........................................
untitled
Visual Basic.NET 1 ... P.3 Visual Studio.NET... P.4 2-1 Visual Studio.NET... P.4 2-2... P.5 2-3... P.6 2-4 VS.NET(VB.NET)... P.9 2-5.NET... P.9 2-6 MSDN... P.11 Visual Basic.NET... P.12 3-1 Visual Basic.NET...
SCORE−‹Šp‡Ì”è‹ø‡«Ver3
2 Step 0 Step 1 Step 1 Step 2 Step 3 Step 4 Step 5 Step1 3 Step 2 Step 2-1 Step 2-2 Step3 Step4 Step2 4 5 Step 3 Step 3-1 Step 3-2 Step 3-3 Step5 6 Step 3-4 Step3 Step5 7 8 Step 4 Step 4-1 9 Step4 Step