レイアウト・エディタ 操作手引書
|
|
- おきみち おとじま
- 7 years ago
- Views:
Transcription
1
2
3
4 VHDL/Verilog S-Edit T-SPICE W-Edit SPICE SDF EDIF SPICE L-Edit T-Cells & SDL HiPer DRC L-Edit SPR L-Edit L-Edit DRC L-Edit LVS L-Edit HiPer DRC L-Edit& LVS
5 L-Edit
6 \
7
8
9
10 ArcTorus
11
12
13 t
14 \\\\\\
15 2.9.1.
16 \\\\\\
17
18 3.4.1.
19 Edit-in-place
20 \\\\\\ Setup Palette
21 Setup Design
22 Setup Special Layers
23 Setup Layers
24
25
26
27 \\\\\\ \
28 5.3.1.
29 N MOSFET
30
31
32 P MOSFET
33
34 5.3.4.
35
36
37
38
39 !
40 DRC
41
42
43 Interactive DRC
44
45
46 HiPer - Calibre Dracula DRC
47
48 T-Cell \\\\\
49
50 SDL, NHL, EXT, LVS, LVL \\\\\\ Cl Cl Cl Cl Cl Cl Cl Cl T2 Cl D Q Cl D Q Cl D Q Cl D Q Cl D Q Cl D Q Cl D Q Cl D Q OUT Q Q Q Q Q Q Q Q T1 Clk
51
52
53 \\\\\\
54 \\\\\\
55
56
57 \\\\\\ p M4 W='22*l' L='2*l' M=1 M10 M9 W='22*l' W='22*l' L='2*l' L='2*l' M=1 M=1 I2 I4 I5 Out M3 W='22*l' L='2*l' M=1 I1 M8 M7 W='22*l' W='22*l' L='2*l' L='2*l' M=1 M=1 M11 W='19*l' L='2*l' M=1 B A M1 M2 W='24*l' W='24*l' L='2*l' L='2*l' M=1 M=1 M6 W='24*l' L='2*l' M=1 I3 M5 W='24*l' L='2*l' M=1
58
59
60
61 \\\\\\
62
63
2.
2. 10 2. 2. 1995/12006/111995/42006/12 2. 10 1995120061119954200612 02505 025 05 025 02505 0303 02505 250100 250 200 100200 5010050 100200 100 100 50100 100200 50100 10 75100100 0250512 02505 1 025051205
More informationTanner EDA Application Notes (L-Edit, DRC, LVS, SPR)
Tanner EDA Web http://www.tannereda.com Tanner EDA Web http://eda.tanner.com/eda/supportmain/login L-Edit... 2... 2... 2... 3... 4 Windows... 4 L-Edit... 5 L-Edit... 9... 10 ASCII... 11... 11... 11 DRC...
More information○01 那覇市(7月変更)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 H26,2 H28.2 9 9 38 39 40 41 42 43 l ll 44 45 46 47 48 49 50 51 52 53 54 55 2733 14,500 56 57 58 59
More informationReport Template
1 1 1 2 3 3 1 2 4 2 1 2 3 4 5 6 7 2 1 2 3 4 5 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 6 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 7 8 3 9 10 3 11 12 13 14 4 15 16 17 18 19 2 1 1 1 4
More informationプリント
l l l l ll l l l l l l l l l l l 𩸽 l l l l l ll l l l l l l l l l ll l l l l l l l l ll ll l l l l l l ll ll ll l
More information110
109 110 111 112 113 KT ST 15L90L 90Y45Y W45L 90LO 114 115 K20 DR MH MHH 116 117 118 119 150 165.7 1105 154 197 200 216.9 13510 202 254 250 268.1 15510 250 319 300 319.3 17510 298 370 150 165.7 1105 154
More information1
1 2 P23 3 ( ) 4 NTT ( ) 4 83% 26 4 1 5 () () () () 6 ( ) () (AMFM) () 7 8 (), () () 6 ( ) 9 (),( ) 10 11 () 171 12 13 () 6 9 14 10 15 20 30 25 30 35 40 45 50 60 50 15 ( ) 16 () ) 17 () 40 /h 2 25 /h CL
More informationOJT OJT 2 00S012L22 1. 5. 2. 6. 3. 7. 4. 20 2011 4 2013 2013415 2013 10 15 20 2011 4 2013 2013 00S012L22 00S012L22 5. 6. 7. 3. 2. 1. 4. L1 L2 L3 L4 PC 00C001L11 00C002L11 00C003L11
More information(2 14 q q
2! 1 O INDEX 9 (2 14 q q 3) 1 1 q q 2920838 3,662 4,564 2,329 1,689 2,291 4,426 2,046 4,162 1,895 3,961 q q (4 q 925 10 7 1016 1023 1120 1030 q q q q q q 5) (6 PRISM Special 2003 7) q (8 1 1 1 1 1 1 1
More informationSC210301 Ł\†EŒÚ M-KL.ec6
30 36 01 02 07 08 05 95 11 94 11 97 13 91 13 9T 14 15 15 96 16 BE 16 BF 16 BG 17 CL 17 00 17 17 17 1 180 28 28 180 2 180 181 60 180 180 90 32 180 30 15 29 29 30 14 3 15 30 29 29 14 30 14 19 19 30 30 22
More informationNo Slide Title
Mentor Graphics High Speed Board 2002 January 2002 Electronic Design and Solution Fair Agenda AutoActive / DRC Interconnectix / IBIS SPICE AutoActive + Interconnectix + EMI Sigrity SPEED2000 ( 2 AutoActive
More informationCF 2 CF CF 18 2 CF 1 1 CF CF CF
2 40 38 39 42 45 60 22 34 3 3 80 70 153 150 100 100 42 37 42 42 283 288 283 288 1,025 714 311 313 5 2 2 5 5 5 0 0 0 12 8 2 CF 2 CF CF 18 2 CF 1 1 CF CF 0 8 5 8 2 5 5 12 15 10 3 2 9 2 5 0 12 0 CF 3 5 5
More informationTK-S686_S686WP
TK-S686 TK-S686WP TK-S686 TK-S686WP LST0659-00B 2 ( ) T A 3 4 g g I _I I _I _ I_ I 5 A A B A B 6 7 A B C D E I H G F J K L N M A _ _ A B C J A K 8 D A B C D E A F O G A H S O R R P Q T I J A T A K A L
More information平成17年度後期
00 OHP ( OHP ) Code L00 L00 L0 L0 L00 L0 L00 L00 L00 L0 L0 L00 L00 L00 L00 L0 L00 L00+L00 L00 L0 L00 L00+L00 L00 K K K K K K L0 L0 L0 L0 L L L L L L L L L L L L L L L L L L L L L L L L L L L L L L00
More informationTK-S685/TK-S686B/TK-S686WPB
TK-S685 TK-S686B TK-S686WPB LST0835-00A 2 ( ) (TK-S686WPB) T (TK-S686B/TK-S686WPB ExDR ( ) A 3 g g 4 I_I I_I _ I_I 5 A A B A B A B 6 7 A B C D E I H G F J K L N M A A B C J A K 8 D A B C D E A F O G A
More informationCL X X PC 1 CL CL CL 1
データセクション Ver. 1.0 1 2 1 2 3 4 CL 2 1 1 5 1 2 3 4 5 X X PC 1 CL CL CL 1 2 3 CL 2 1 1 + 2 1 3 HP 1 1 1 1 HP 4 + 1 1 1 1 + HP HP 0 1 1 4 1 1 1 3 DP 1 1 DP 1 1 DP DP 2 1 1 +2 + 1 1 5 DP DP + 1 1 1 1 DP DP
More informationFAX780CL_chap-first.fm
FAX-780CL ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780CL α n p q 09,. v m t w FAX-780CL A BC B C D E F G H I c i c s s i 0 9 V X Q ( < N > O P Z R Q: W Y M S T U V i c i k
More informationMicrosoft PowerPoint - EDSF2008セミナー_V1_1.ppt
アナログ / ミックスド シグナル /RF デザイン フロー - PDK ベースのシングル ベンダ ソリューション - 株式会社シルバコ ジャパン Analog/Mixed-Signal/RF デザインフロー 製品間のインテグレーションだけでなく フローを構成する各々の製品の機能の充実 完成度が重要 デザインフロー全体をサポートするPDKが必須 ライセンス資産を有効に運用できる 柔軟なライセンス システムの導入も有効
More information2006122 2/13
2006122 HEMT IT 1/13 2006122 2/13 2006122 3/13 2006122 4/13 2006122 5/13 2006122 Dingle 9 GaAs 6/13 2006122 7/13 2006122 8/13 2006122 9/13 2006122 10/13 2006122 4 11/13 2006122 GaAs MOSFET HEMT HEMT MBE
More informationwireless
133 + 00 Mbps + 1300 600 Mbps 1300 + 40Mbps 66+ 300 Mbps 66+ 300Mbps 11n a 11n g b 300+ 300 Mbps 11n g b 300Mbps 11 12 MAC.11..9...6. SP3 MAC.11..9...6. 3F 40 163 Mbps 116 Mbps % UP! Mbps0 0 0 10 200 3F
More informationSICE東北支部研究集会資料(2014年)
計測自動制御学会東北支部第 291 回研究集会 (2014 年 10 月 23 日 ) 資料番号 291-12 断熱回路技術を用いた 低消費デジタル PWM 制御回路の設計 Design of low-power digital PWM circuit with adiabatic dynamic CMOS logic 鈴木暖 ( 山形大学 ), 阿部啄也 ( 山形大学 ), 澤田直樹 ( 山形大学
More informationFAX780TA_chap-first.fm
FAX-780TA ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780TA α n p q 09,. v m t w FAX-780TA A BC B C D E F G H I c i c s s i 0 9 i c i k o o o t c 0 9 - = C t C B t - = 1 2 3
More informationlasboss.dvi
Calibre DRC/LVS/ERC/ANT ClubLayout( ) 2010.8.26 1 e-shuttle 65nm Calibre DRC/LVS/ERC/ANT DRC LVS Violation Calibre 4 Calibre gds 2 DRC ANT LVS/ERC ClubLayout CS200LTechnology/3.Phisycal Verification/README
More informationGKReport_07.indd
No.7 GK Design Group 2001.02 P.4 Today s Eye Special Theme 21 GK Project Report Special Theme Topics Today s Eye World Report Design for the World Project Report AFiNA Style People & Activity 2000 1 GK
More information13-I73K_
& www.terasaki.co.jp -I7K 5 60 5 5 5 5 56 0 5 5000 05 50600 75000 6 60000 505555 5050505 00 5 00 55 00 56 5055 50 57 5050 600 5 000000 50600000 50005 000 500 0 59 50 5 5506 550 5 0000 7 5050 5 00005006006
More informationBATHROOM 4,200 7,000 95 300 225 325 540 10 1200 590 825 1425 375 375 20 425 610 95 300 10 225 1040 590 1225 540 325 600 10 825 20 425 610 150 430 150 430 400 200 400
More information2
System Controller WK-KC600 WL-K600 2 3 4 5 6 7 8 9 10 11 12 13 System Controller WK-KC600 Power Controller WU-L62 Panasonic 14 Ni-Cd Mixer WU-M 2 1 10 5 0 10 5 0 2 1 10 5 0 10 5 0 2 1 10 5 0 10 5 0 A 15
More information320DRR…J…^_0728
2 3 103kW (140PS) / 1,800min -1 (1,800rpm) Advanced Combustion Emission Reduction Technology 7%UP 6%UP 2%UP 4 5 600mm 312C 320D 885mm 1,350mm R=2,000mm 320D 320D RR RR 320D RR 6 7 500mm 120kg 1,430kg 2,150kg
More informationmain.dvi
CAD 2001 12 1 1, Verilog-HDL, Verilog-HDL. Verilog-HDL,, FPGA,, HDL,. 1.1, 1. (a) (b) (c) FPGA (d). 2. 10,, Verilog-HDL, FPGA,. 1.2,,,, html. % netscape ref0177/html/index.html.,, View Encoding Japanese
More information2008_8hRelease0603.indd
2008 Special Topics.1 Honda NSR500/1985 Honda RVF750/1992 6 2008 Special Topics.2 7 2008 Special Topics.3 8 2008 Special Topics.4 9 2008 Special Topics.5 10 2008 Special Topics.6 11 12 2008 Special Topics.7
More informationcorega UPS 250 取扱説明書
2 3 4 5 6 7 8 9 10 11 12 13 10 A MP ON 1234 1234 14 15 16 17 18 19 20 21 10 A MP 10 A MP ON 1234 1234 ON 1234 1234 22 10 A MP ON 1234 1234 OUT IN 23 24 25 26 27 28 ON 1 2 3 4 29 ON 1 2 3 4 30 31 32 33
More informationAVH-P9DVAⅡ
AVH-P9DVA 2 3 4 5 6 7 8 9 1 2 3 7INCH WIDE AV SYSTEM DISPLAY/DVD PLAYER NAVI/AV ENT WIDE MENU 4 MP3 MOSFET 50wx5 SRC OFF OFF REAR ON BACK ATT ANGLE BAND/ESC EQ 5 6 7 8 ( * & DISP TI AVH-P9DVA MP3 SRC OFF
More information311DRR_1013t
! 60kW (82PS) / 1,700min -1 (1,700rpm) ECO 8%UP 2%UP 2%UP 20%UP Advanced Combustion Emission Reduction Technology " # % $ 2,490mm 405mm 590mm Special Design for your Application Special Design for your
More informationB1 Ver ( ), SPICE.,,,,. * : student : jikken. [ ] ( TarouOsaka). (, ) 1 SPICE ( SPICE. *1 OrCAD
B1 er. 3.05 (2019.03.27), SPICE.,,,,. * 1 1. 1. 1 1.. 2. : student : jikken. [ ] ( TarouOsaka). (, ) 1 SPICE ( SPICE. *1 OrCAD https://www.orcad.com/jp/resources/orcad-downloads.. 1 2. SPICE 1. SPICE Windows
More information広大紀要(両面プリント).ren
を 配 布 した 平 均 年 齢 は 20.5 歳 v~ (SD~6.l)であり, 合 計 2433 の 記 述 が 得 られた () 内 の%はこれを 100~ した 割 合 けた Chronbach の α 係 数 を 算 出 したところ, 人 とのかかわり 方 に 関 する 姿 勢 では α~.869, 自 ~ SD~ ~10.40, df~ ~ () 内 の%はこれを 100~ した
More information2015 contents
2015 contents I N R R R R R R R R OUT I N OUT R R R R R R 1 1 67 64 35 40 New 37.5 C ite Report ite Report ite Report ite Report ite Report ite Report ite Report ite Report ite Report
More informationProfi le and Contents Design for Sports
Profi le and Contents Design for Sports Design for Sports DESCENTE LTD. 1 Interview with President 2 Design for Sports DESCENTE LTD. 3 4 Design for Sports DESCENTE LTD. 5 6 Topics Design for Sports DESCENTE
More information(Microsoft PowerPoint - EDSF2009\203Z\203~\203i\201[_AMS.ppt)
アナログ / AMS/ / RF 設計者のための次世代シミュレーションシミュレーション ソリューション 株式会社シルバコシルバコ ジャパン 概要 近年の IC/LSI 設計に求められている 高速 高精度 大規模 多機能な回路設計に必要となるシミュレーション技術に対し Simucad が提供する回路シミュレータとソリューションをご紹介します デジアナ混載 フルチップで検証したい... 解析精度は落としたくない...
More information02
02 DESIGN GRAND PRIX TOHOKU 11 03 04 DESIGN GRAND PRIX TOHOKU 11 05 06 DESIGN GRAND PRIX TOHOKU 11 07 08 DESIGN GRAND PRIX TOHOKU 11 09 10 DESIGN GRAND PRIX TOHOKU 11 11 MCCA 12 DESIGN GRAND PRIX TOHOKU
More information5 2 17 7 3 18 4 21 2 No.1065 No.1077 81 No.1078 No.1079 No.1080 No.1081 No.1082 56 No.1083 No.1084 No.1085 57 No.1086 No.1087 No.1088 No.1089 58 No.1090 No.1091 No.1092 3 No.1093 No.1094 No.1095 59 No.1096
More information1, Verilog-HDL, Verilog-HDL Verilog-HDL,, FPGA,, HDL, 11, 1 (a) (b) (c) FPGA (d) 2 10,, Verilog-HDL, FPGA, 12,,,, html % netscape file://home/users11/
1 Kazutoshi Kobayashi kobayasi@ieeeorg 2002 12 10-11 1, Verilog-HDL, Verilog-HDL Verilog-HDL,, FPGA,, HDL, 11, 1 (a) (b) (c) FPGA (d) 2 10,, Verilog-HDL, FPGA, 12,,,, html % netscape file://home/users11/kobayasi/kobayasi/refresh/indexhtml,,
More information02
02 DESIGN GRAND PRIX TOHOKU 09 03 04 MCCA DESIGN GRAND PRIX TOHOKU 09 05 06 DESIGN GRAND PRIX TOHOKU 09 07 08 MCCA DESIGN GRAND PRIX TOHOKU 09 09 10 DESIGN GRAND PRIX TOHOKU 09 11 12 MCCA DESIGN GRAND
More information1970 1970 3 4 industry-specificfirm-specific 19971998 5 d 1993 1993 f Mark Fruin, Smart Cards Project 451998 g 50
1 2 a s 199120 49 1970 1970 3 4 industry-specificfirm-specific 19971998 5 d 1993 1993 f Mark Fruin, Smart Cards Project 451998 g 50 1939 1942 6,1950 7 1961 8 9 1965 h j k l 1977 230198615 1962263 15 51
More informationc 03 MOSFET n MOSFET 0, I Dn = β n VGSn V thn V ] DSn VDSn, β n (V GSn V thn ), () p MOSFET 0, ] I Dp = β p V GSp V thp VDSp V DSp, βp (V GSp V thp ),
CMOS original:0//0, revised:03// CMOS CMOS CMOS NOT V in 0 n MOSFET p MOSFET V out V DD V in V DD n MOSFET p MOSFET V out 0 : CMOS CMOS c 03 MOSFET n MOSFET 0, I Dn = β n VGSn V thn V ] DSn VDSn, β n (V
More informationA4カタログ128頁 入稿用.pdf
8-0 7-0 6-0 5-0 4-0 3-0 2-0 0 1 6 mm MV-135-5 13cm L-2800 13 mm CV-11 GL-890 17 mm CV-15 GL-881 GL-882 22 mm 32 mm 12 mm CV-13 CV-17 CVF-21 UL-102 GL-303 GL-522 GL-302 GL-523 GL-524 SL-431 13 mm CV-22
More informationdatB_prin00.doc
(PCA: Pricipal Copoet Aalysis Ver.4. 0.70.3 weight 0.5 0.5 (Pricipal Copoet Aalysis.. "datb_jigyosho.txt'". (00 datb_jigyosho.txt 5 6 5 6 0,000 x-x6..6 x x x3 x4 x5 x6 SAS. ( 6 x x x x z z x x z l x +
More informationXAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices
XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2
More informationRM-IP10
4-450-997-02(1) M-IP10 2012 Sony Corporation a b c 2 1 2 3 4 5 6 NEA VALUE BIGHT B FOCUS FA JOYSTICK LOCK KNOB MODE AUTO AUTO MANUAL ONE PUSH AF POSITION ESET PESET SHIFT GOUP SELECT POWE GOUP BLACK LIGHT
More informationpocop_flow.dvi
POCOP Astro ClubLayout( ) 2010.5.10 0.1 POCOP TOP POCO POCOP POCOP TOP hunga/verilog/f65/pr hunga/verilog/f65/syn 0.2 lib f65 CS202IO(I/O POCOP TOP ) /home/vdec/lib/fujitsu65/milky/data CS202SZ(Cell )
More informationDesign for Sports
Design for Sports DESCENTE LTD. 1 2 DESCENTE LTD. 3 4 DESCENTE LTD. 5 6 15 15 60 120 10 5 0 DESCENTE LTD. 7 8 DESCENTE LTD. 9 10 DESCENTE LTD. 11 12 DESCENTE LTD. 13 14 15 DESCENTE LTD. 16 DESCENTE LTD.
More informationAC-A-C1-F1.indd
F40-40mm 50% 360 46% 0.5MPa 0.3MPa 500L/minN 20-02- 20-02- 20-02 F40-2 New 20-02- 20-02 New New New New F40 75mm 35mm F..L. CT.S40-56 Series New New ohs Series 360 W0 W0- F FM 90g FD W 360g F40- F40 450g
More informationDATA-MANSHRT_LX1_LX1PRO_LX112_JPN_Rev_D.pdf
V-AMPIRE//V-AMP V-AMPIRE V-AMP V-AMPIRE//V-AMP 1. V-AMPIRE / / V-AMP V-AMPIRE//V-AMP.1 POWER (V-AMPIRE V-AMPIRE BEHRINGER V-AMP POWER V-AMP V-AMP PRO GAIN VOLUME V-AMP V-AMP EQ MID BASS TREBLE 1.1 V-AMPIRE
More informationLB IC Semiconductor Components Industries, LLC, 2013 August, 2013
http://onsemi.jp IC Semiconductor Components Industries, LLC, 2013 August, 2013 Δ Δ Δ μ μ μ Δ μ Δ μ μ μ μ μ μ μ μ μ Δ Δ μ μ μ μ μ μ μ μ μ μ μ 36 19 0.5 5.6 7.6 1 0.3 18 0.2 15.0 1.5 1.7max (0.7) 0.8 0.1
More information13号レイアウト3校修正.indd
13 SPECIAL REPORT CONTENTS...1 in 13...3...3...4...5...6 13 Hop Step Jump...8...9...10 25 26...11...11...12 S P E C I A L R E P O R T OJT OJT OJT 5 3 5 2007 2 3 3 30 2009 4 6 3 4 6 15 6 17 18 6 24
More informationXC-ES50/50CE/ES30/30CE/ES51/51CE/EI50/50CE/EI30/30CE
A-CEK-100-11 (1) XC-ES50/50CE XC-ES30/30CE XC-ES51/51CE XC-EI50/50CE XC-EI30/30CE 2006 Sony Corporation 3 9 22... 3... 4... 5... 6... 9... 10... 10... 12... 14... 22... 25... 26 CCD... 28... 32 2 EIA1/4
More informationTCR-10(PC)
8CN( 6 ) 0 (Am9A) 6 ( 80 ) 7MHz( )LS-TTL SRCGATEFF BCD 0k (SRCGATE) EXO-(kinseki) 4MHz( ) 8CN( 6 ) LS-TTL 0k (DI07) VIH V (Min.) VIL 0.8V (Max.) IIH 0A (Max.) at VI =.7V IIL -0.mA (Max.) at VI = 0.4V VOH.4V
More informationゼロ年代の思考
2014 4 Vol. 特集 ゼロ年代の思考 Special Edition : Reflections on the 2000s 2014 1 7 32 61 87 112 1 2 3 4 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
More informationコンタクト.PDF
Vol.12,No.4,2003 Sep.2003 Vol.12 No.4 CL CL HCL BAK CL 5 1/10 CL 5 CL 80% CL CL 6 2 CL CL 3 67 Vol.10,No1,2001 ph 7.5 3 2 9mm 90% 7 2 68 1 12ml 3 3 3 Vol.10,No.1,2001 69 IgA 1 0.16 2L CL Vol.10,No1,2001
More information