高速データ変換

Size: px
Start display at page:

Download "高速データ変換"

Transcription

1 Application Report JAJA206 V+ R 5 V BIAS Q 6 Q R R 2 Q 2 Q 4 R 4 R 3 Q 3 V BIAS2 Q 5 R 6 V

2 Ω Q V GS + R Q 4 V+ Q 2 Q 3 + V BE V R 2 Q 5 R Op Amp + Q 6 V BE R 3 Q 7 R 4 R 2 A A 2 Buffer 2

3 ± Ω Ω R G V+ Q.4.2 k = 0.35, T = 5.6ns Z OUT = re + R G + rb β(ω) β(o) β(ω) = ω + j ωβ ω ωβ = t β(o) Z OUT = re + R G + rb β(o) C L R L + j ω (R G + rb) ω t Relative Amplitude k = 0.5, T =.9ns k = 0.44, T = 4.7ns Time (ns) Z OUT = R EQ + j ω L EQ R O k = ( k 2 ) sin 2π ( /2 k2 ) [ 2 t T +cos 2π ( k 2 ) 2 t T ] e 2πk(t/T) R O Where: T = 2π (L EQ C L ) 2 R EQ k = + [ L EQ R L C L R G + rb R EQ = re + β(o) R G + rb L EQ = ωt ] T 4π T V V Cable Input V/2 V Received V/2 V/2 Reflected V/2 f T = GHz R G = 50Ω f T = 5GHz R G = 50Ω f T = 5GHz R G = 50Ω V rb = 50 rb = 50 rb = 50 T T re = 5 C L = 50pF re = 5 C L = 50pF re = 5 C L = 50pF β(o) = 00 β(o) = 00 β(o) = 00 k = 0.35 k = 0.44 k = 0.5 T = 5.6ns T = 4.7ns T =.9ns 3

4 V+ R 5 R 6 R 7 Q 4 Q 5 Q 8 Q 9 R 9 C C 2 Q 6 Q 7 To V To V +In Q 2 Pole-Zero Comp Q 3 Integrator Compensation Q 0 C 3 Q 4 R R 2 R 3 In Q R 0 Q 2 Q Q 5 V BIAS Q 3 R R 8 R 9 V µ µ 4

5 I I 2 V+ Case 2 Case Case ζ = 0.2 C2 Q 3 Aβ Case 2 ζ = 0.8 C A Q 4 f f 2 f 2 In Q Q 2 +In f Case G T Case 2 V G = β Aβ + Aβ e O (t) f Case A(ω) = A(o) ( + j ω ω ω ) ( + j ω 2 ) Pole Second Due to Pole Integrator Case 2 I I 2 V+ G = β G = β ω 2 ω + j + A(o) β ω ω 2 ω ω 2 ωn 2 ( + 2ζ ω ωn ) A(o) β ( ) ω 2 In Q R C A Q 2 +In where ωn = A(o) β ω ω 2 Step Response : ω ζ = + ω 2 2 A(o) β ω ω 2 t ζωnt e 0 (t) = e 0 (t) [ sin (ωn ζ2 t + cos ζ)] β ζ 2 G = β A(ω) = V Aβ + Aβ S A(o) ( + ω ' ) S S S ( + ω ) ( + ω ) ( + ω 0 ) 2-Pole Amplifier Pole-Zero Network 5

6 ω > ω ' A A ω < ω ' A A ω 0 ω ω 2 ω 0 ω ω 2 G = β A(ω) = ( Aβ + Aβ S + ω ) ( A(o) ) + S ω 2 ( ( ) + S ω S + ω 0 ) Tail e ( + Aβ) ω 0 ( ) t ω ' ω ω e ω t For simplicity assume A(o) ω 0 >> ω 2. ( A(o) + S ) ω A(ω) = ( ( S S + + ω ) ω 0 ) If ω ω : G = Step Response: e OUT e IN β (t) = Aβ + Aβ β ( Aβ + Aβ ( ) + S ω S + ω ) ( + S ( + Aβ) ω 0 [ ω ω e ω ω t e ( + Aβ) ω 0 t ] ) e OUT e IN (t) = β Aβ + Aβ e ( + Aβ) ω ω 0t [ ' ω e ] ω t ω 6

7 V+ R R 2 Q 4 Q 5 V BIAS Q 6 Q 0 R 8 In Q R 3 R 4 Q2 +In Q 7 R 9 Q Q 3 V BIAS Q 8 Q 9 C COMP V R BIAS 5 R 6 R 7 V V+ R 6 R R 3 R 4 R 5 R 9 R 0 Logic Out Q 6 R R 2 R 7 R 8 Q 5 Q 6 V BIAS Q 3 Q 4 Q 7 Q 8 Q 3 Q 4 Q 5 +In Q Q 2 In Q 9 Q Q 2 Q 0 I 5 To V+ I I 2 I 3 I 6 I 4 V 7

8 V+ Offset R R 2 0.4mV Q V 3 Q 4 BIAS 20µs Q Q 2 0 ma V At t < 0 At t > 0 Due to thermal time constant, temp. of Q and Q 2 doesn t change quickly. Temp Q2 = θ JA X P = 00 /W X 0.00W = 0. dv BE V BE = dt µ µ t Power in Q = 2mW Power in Q 2 = 0 Power in Q = Q 2 = mw X T = 2mV/ = 0.mV X 0. = 0.mV 8

9 C S Rg A A 2 A 3 A 4 G = G X G 2 X G 3 X G 4 = 7 X 7 X 7 X 35 = 2,000 82dB Bω/STAGE = 225MHz 82dB ØSHIFT = 4 X 45 = 80 70dB G T Loop Gain = Open Loop Gain Insertion Gain 00MHz 70dB 20 log 2π Rg f C S 0 f 225MHz 70dB 20 log 2π (300)(225 X 0 6 ) X (0. X 0 2 ) Phase ( φ ) dB 27dB = 43dB When φ = 0, oscillation occurs. f (Hz) 7 Gain* = R L re * 3rd Stage = R L I V L = Since the gain is proportional to I, a 43dB gain reduction occurs when: Balance Unbalance = 4 V BE = 26 ln Balance Unbalance Overdrive for 43dB gain reduction: V OVERDRIVE = 7 V BE 7 3 = 7 = 29mV = 375µV V L A A 2 A 3 Q Q 2 V I R L V+ V O µ 9

10 V+ R 3 R R 2 V BIAS Q 7 Q 8 Q 5 Q 6 To Output Stage Q To Output Stage Q +In Q 3 Q 4 In I Q Q I 2 2 Latch Enable Q 9 Q 0 Latch Enable ( ) (+) I 3 V EFS e(t) = sin 2π ft 2 EFS = Full Scale ADC Range e IN d e(t) f EFS π cos 2π ft, dt d e(t) dt f = EFS π d e(t) dt f EFS π e OUT V e IN T/H e OUT Assume maximum allowable change during ADC conversion time. T = /2LSB and EFS = 2 N LSB where N is the number of bit ADC. fs /2LSB f = T 2 N = LSB π π 2 (N + ) T As an example, let N = 2 and T = µs: /2LSB f MAX = T 2 N = 38.9Hz LSB π With a sample/hold, the maximum frequency would be 500kHz. Fourier Transform of Output tf S T T V E O (f) = Ve j2πft dt = (e j2πft ) j2πf o o E O (f) E O (o) V = πf e j2πft 2j = VejπfT sin π ft πf = e jπft sin π ft π ft Ve jπft = πf (e jπft e jπft ) 2j Magnitude ( ) sin π f = e jπ(f/fs) fs ( πf ) fs Phase 0

11 0dB A(f) 3.9dB Input Signal Track/Hold Output fs/2 fs A(f) = sin π f fs π f fs Frequency Sampling Signal +5 5 Sampling Signal A ± On Off 0V 7.5V π π

12 V ON V OFF S V G G D C Allowed Error = X 0.0% = 0V X 0.0% = mv S G V GATE D C GD C C GD V OFFSET = C + C GD A A Track Hold X V GATE, if C GD = 0.5pF C = 0.009µF V O V O V OFFSET Track µ µ 0.5 X 0 2 V OFFSET = X 0 6 X 7.5 = mv +5V In V G + 5V C A V O +0 C A X 0.5 X 0 2 V OFF = X 0 6 = 0.83mV On Off V G 5V In V G 5V + C A V O R ON +0 C A X 0.5 X 0 2 V OFF = X 0 6 = 0.28mV Small Signal Bandwidth = 2π R ON C I = 2π (50) X 0 6 = 354kHz Vt = 2.5 2

13 C DS R 2 R 3 0V V FEEDTHROUGH = = 7.5V C DS C + C DS V FT X C 0. X 0 2 A X 0 = µvp-p X X 0 Logic Input Q Q 2 R Logic Noise = Q 3 Logic Threshold Noise Density X = 50nV Hz BW D D 2 R 4 Q 4 To T/H Gate Circuits V X 300 X 0 6 = 0.87mV Logic Input Logic Output Threshold Noise Aperture Jitter = Logic Rate of Change = 0.87mV 0.4V/ns = 2.2ps Threshold Variation π π π 3

14 Input Input to Sample/Hold Sampling Signal Jitter Output Noise Input to Switch Driver Gate Signal Aperture Delay Input Sampling Signal Aperture Jitter Output Range of Outputs Due to Aperture Jitter Aperture Induced Noise = Signal Rate of Change Aperture Time = E FS π f t a = 4096 π 0 X X 0 2 = 0.28LSB For f = 0MHz E FS = 2 2 t a = 2.2ps µ µ µ µ µ 4

15 +5 Q 3 +5V 5 C A V O Track/Hold Signal In R Q V V BIAS Q 2 V V GATE I D C I G A V O I D + I G S/H Output Sample Pulse Droop Rate = I C = I D + I G C = 50pA + 50pA 0.009µF = 0.0µV/µs µµ ± µµ V = I dt = C V I = t C C It I DSS I DSS I V O V DS V GATE 5

16 V 2 = 5 sin 2 π ft V Linear Settling Slew Rate = I DSS C Linear Response V = V 2 ( e ) t/r ON C = 25 X 0 3 = 2.8V/µs X 0 6 de dt µ µ µ µ µ = V 2 e t/r ONC R ON C When de/dt = Slew Rate, response follows exponential: I DSS C Slew Time V 2 = R ON C Slew Time = Linear: V 2 = I DSS R ON = 25 X 0 3 X 50 =.25V (0.25) 2.8V/µs = 3.µs.249 =.25 ( e t/(50)(0.009 X 0 6 ) ).25 t = (50) (0.009 X 0 6 ) In = 3.2µs 0.00 Acquisition Time = Slew Time + Linear = = 6.3µs Slew Rate = d dt = 5.2πf cos 2π ft Max Max f = Slew Rate (5) (2π) = 2.8V/µs 0π = 89.kHz π π π µ µ µ ± 6

17 ± S Q D A C C 2 D Track/Hold Signal Q 2 S Q R S A C C SS C RSS C 2 Q 2 C RSS2 = V G C RSS C RSS C ( C RSS + C C ) 0.5 ( 450 ) = 7.5 ( ) =.9mV V GATE 7

18 V C Q V G 300ns 424ns C A C 2 Q 2 µ R C R Q R/2 Q 2 C Sampling Signal (a) R C R R ON V O t = (2R ON + R)C (b) 8

19 µ Ω µ E Amplifier will slew until slew rate = T T = (2 R ON + R F ) C = (2 X ) 60pF = 24ns 200V E = T X Slew Rate = 24 X 0 9 X 0 6 = 4.8V Acquisition Time = Feedthrough = 0.6Vp-p x Input E Slew Rate + T In E Error V = + 24ns In 200V/µs 0.00V = 26ns + 203ns + 229ns 0.pF 60pF Input Clamped by Diode Feedthrough Capacitance = mvp-p Feedback Capacitance Ω ± Ω ± 9

20 V+ I Q Q 2 R Buffer CR CR 2 High Speed Op Amp CR 3 CR 4 C A R 2 Q 3 Q 4 I V I I 2 V+ V V OFF = V G X (C D C D2 ) C = 2(0.025) 40 =.3mV V G C D C D2 V G C V OFF 20

21 V+ I Q Q 2 V G V G T V G2 V OFF Q 3 Q 4 V G2 C V V OFF = I 2 I x T C = 5 x 0 3 x 50 x x 0 2 = 6.3mV µ µ R C V C V C2 R R/2 = Ve t/rc C 2 Track to Hold Settling C 3 = V ( e t/rc ) Track to Hold Settling 2

22 µ C C 5mA V FEEDTHROUGH = C 2(0.0) 40 R 200Ω R 2 200Ω E Amplifier will slew until slew rate = T T = 2π Bω = 2π 80 X 0 6 =.99ns = 0.5mV E = T Slew Rate =.99 X V/µs = 0.6V E Acquisition Time = Input E Slew Rate + T In Error = +.99ns In 300V/µs = 4.7ns + 5.9ns = 20.6ns Full Power Bandwidth = Slew Rate (V PEAK )(2π) = 300V/µs ()(2π) = 47.7MHz Track/Hold T/H Gate V OFFSET T/H Gate Delay Line Comparator 22

23 ± µ I OUT I OUT Bit Bit 2 Bit 3 Bit 4 Bit Bit 2 Q Q 2 Q 3 Q 4 Q 5 Q 6 Q 7 Q 8 V LOGIC REF 0mA 5mA 2.5mA.25mA 9.8µA 4.9µA V BIAS R R 2 R 3 R 4 23

24 V+ DAC Out 2R 2R 2R R I REF R R R R R Q Bit Bit 2 Bit 3 Bit Bit 2 Logic Ref R C R C R C R C R C R C V+ I REF I REF I OUT I = β + β ( ) I 2 = β + β I REF 2 I REF Q Bit Input Q 4 Q 5 V BE + I 2 R = V BE2 + I 3 R 2 If V BE = V BE2 and R = R 2, I I 4 Q 2 Q V BE V BE2 I 2 I 3 R R 2 V V BIAS V BIAS I 2 = I 3 β I 4 = ( β + ) I 3 2 β I OUT = ( β + ) I 4 = β β I ( β + ) 3 = ( β + ) 2 2 β I OUT = ( β + ) I 2 = β β + ( β + ) ( β ) I OUT = I REF 2 I 2 2 I REF 24

25 Ω ± Ω I I 2 Input Output Q Q 2 C TE C TE C SUB C OB I Set Properly Q 3 I 3 I Set Too Low Circuit Fragment I = C V T = pf V ns = ma 25

26 V V Q 8.8V Q 2 6.8V 8.V I kω I 2 0V V REF.3V Logic Reference 0.7VQ 3 V BIAS 5mA Transistor.25mA Transistor R.25mA 3.5V R = mA = 2.24kΩ V BIAS2 V BIAS Q 7 Q 3 Q 5 Q 4 Q 6 7.5V DAC Out R 4 250Ω 25Ω.25kΩ 25Ω 25Ω 25Ω R Q Q 2 Bit Bit 2 Bit 3 Bit 4 Bit N 5mA 2.5mA.25mA.25mA.25mA V BIAS3 R 2 R 3 5V 26

27 Ω Ω β β µ µ V+ V O I REF I β ± ± β Ω Q Q 4 V BIAS Q 2 Q 3 V+ R L = 250Ω V O R R 2 R OUT V DAC Error = R R + V RE B + 2 IR B = 0.5ppm/ ppm/ ppm/ V Q Q 2 I V BIAS R V 2 R OUT = β Q 2 On R OUT = Q 2 Off VA I = mA = 3MΩ =.33ppm/ V 27

28 Improper Connection R I = I + I 2 + I 3 + I I 2 Resistance in Ground Line Proper Connection R 2R 2R 2R R R R I I 2 I 3 I 4 I 2 Offset for Single Current Source V MSB = R(I/2) + RI I I Offset for Multiple V MSB = R ( + R () I ) Current Source ± Ω ± Ω µ 28

29 V+ Q 3 Q 5 Q 4 V BIAS Q 6 R L C L R 4 R 0.0 Bias Q V REF C L Q 2 Digital Delay 0.0 R 2 R 3 Settling Time = Digital Delay + Ladder Response = 3ns + R L C L ln = 26ns ( V ) 0.0% = 3ns + (250Ω)(0pF) ln (+0.0%) DAC Out Data Skew Digital Input 0 Before Change During Glitch Data Skew After Change 29

30 V P Data Skew V P R i (t) C Word 4 Word M Word M Word M + Word 3 e O (t) T Word 2 Word e O (t) = V P T R C t (T/R C) = (V P T) 2π f O e 2π f O t e O (t) dt = V P T RC RC ( e (T/RC) ) = V P T o o 234 Clock M M M + DAC Output Track/Hold Command Deglitched Output at Track/Hold Output Clock Counter ROM Glitch Register Clock DAC Hold Track DAC Track Hold Track Hold T/H Signal Filter 30

31 ± Ref Analog V OFF R C M V OFF R C M + R Comparator Reference = V LADDER ± V OFF Analog Input Ref R R 2 R 3 R (2 M 2) R (2 M ) R (2 M ) +Ref Clock 2 Comparator Stages 2 M 2 2 M Linear to Binary Encoder Output Stages (Output Register) B B N B N 3

32 Q Ø Q 2 Ø2 V OFF V OFF π π CMOS Comparator Q 3 Ø2 A Digital Out Ω Ω Buffer R Flash Encoder 32

33 33 µ µ µ Analog Input Digital Analog Converter Latches Shift Register Clock Convert Command Digital Output Comparator R R Analog Input Strobe Input +V REF Flash ADC Flash ADC

34 DAC = 2.20V Logic DAC Full Scale = 4.096V Comparator COMPARATOR DIGITAL TRIAL DAC INPUT OUTPUT Analog In = 2.20V Digital Out V O Start Bit Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 0 Bit Bit 2 DAC Comparator 34

35 DAC Analog Input DAC Output Comparator Output Analog % 0.% 0.0% Error Comparator µ 2.5 Input Accuracy (LSB) Sub-Ranging Successive Approximation DAC DAC R Comparator Comparator V O V O Conversion Time (µs) Input 35

36 µ e IN Sample and Hold MSB Flash Encoder M Bits DAC Amp LSB Flash Encoder L Bits Digital Error Corrector (Adder) Digital Output From S/H e IN MSB Flash Encoder DAC e IN + e m (Analog) + Amp LSB Flash Encoder Digital Error Corrector (Adder) Digital Output e IN + e m (Digital) System Input MSB Flash Out Input to LSB Flash Output from LSB Flash Digital Output e IN e IN + e m, e m = MSB Flash Error e IN (e IN + e m ) = e m e m + e d, e d = LSB Flash Error e IN + e m + ( e m + e d ) = e IN e d 36

37 Original Waveform Sampled Waveform dv Input dt Delay Line Strobe E n Aperture Jitter = dv dt Device Under Test E n Oscilloscope Comparator Integrator Device Under Test Test Signal Generator Strobe Digitally Programmable Delay R C Computer A DVM 37

38 Analog Input f 2 Sampling Signal f + f ADC 2 Register DAC Oscilloscope f Resampling Signal (f S + f) f S C Analog In ADC Under Test Digital Comparator R A Computer DVM (ANJ-057A) 38

39 IMPORTANT NOTICE 200.

Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B

Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B www.tij.co.jp INA206 INA207 INA208 INA206-INA208 INA206-INA208 V S 1 14 V IN+ V S 1 10 V IN+ OUT CMP1 IN /0.6V REF 2 3 1.2V REF 13 12 V IN 1.2V REF OUT OUT CMP1 IN+ 2 3 9 8 V IN CMP1 OUT CMP1 IN+ 4 11

More information

Triple 2:1 High-Speed Video Multiplexer (Rev. C

Triple 2:1 High-Speed Video Multiplexer (Rev. C www.tij.co.jp OPA3875 µ ± +5V µ RGB Channel OPA3875 OPA3875 (Patented) RGB Out SELECT ENABLE RED OUT GREEN OUT BLUE OUT 1 R G B RGB Channel 1 R1 G1 B1 X 1 Off Off Off 5V Channel Select EN OPA875 OPA4872

More information

アナログ・デジタルの仕様とパフォーマンス特性の用語集

アナログ・デジタルの仕様とパフォーマンス特性の用語集 www.tij.co.jp Application Report JAJA127 Σ Σ 2 3 Σ 4 5 Σ Σ 2 2 1 1 Data Out 1 2 3 4 Data 1 2 3 4 Out Data Out 1 2 3 4 6 A CS B CLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 DOUT D 11 D 10 D 9 D 8 D 7 D 6 D 5

More information

ECO-MODE? ???1.5A?60V?????SWIFT??DC/DC ?????

ECO-MODE? ???1.5A?60V?????SWIFT??DC/DC ????? TPS54160 www.tij.co.jp Ω µ µ VIN PWRGD µ µ TPS54160 90 EN BOOT 85 SS/TR RT/CLK COMP PH VSENSE GND Efficiency - % 80 75 70 65 60 V I = 12V, 55 V O = 3.3V, f sw = 1200kHz 50 0 0.25 0.50 0.75 1 1.25 1.50

More information

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp)

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp) 1.5 Gbps 4x4 LVDS Crosspoint Switch Literature Number: JAJS984 1.5Gbps 4 4 LVDS 4 4 (LVDS) ( ) 4 4:1 4 1 MODE 4 42.5Gb/s LVDS 20010301 33020 23900 11800 ds200287 2007 12 Removed preliminary. Removed old

More information

LM117/LM317A/LM317 可変型3 端子レギュレータ

LM117/LM317A/LM317 可変型3 端子レギュレータ LM117,LM317 LM117/LM317A/LM317 3-Terminal Adjustable Regulator Literature Number: JAJSBC1 LM317A/LM317 3 3 LM317A 3 LM317 1.2 37V 1.5A 3 IC 2 / IC AC IC 6 3 LM317 3-Terminal Adjustable Regulator LM117

More information

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp)

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp) LM9822 LM9822 3 Channel 42-Bit Color Scanner Analog Front End Literature Number: JAJS680 LM9822 3 42 LM9822 AFE CIS CCD CDS / LM9822 14 6MHz ADC 600 / CCD CDS CCD CIS TTL/CMOS 14 6MHz 5V 5% I/O 3.3V 10%

More information

基準電圧源の選択における基本事項

基準電圧源の選択における基本事項 Literature Number: JAJA416 Expert tips, tricks, and techniques for powerful designs No. 13... 110 David Megaw, Design Engineer... REF REF Dn Dn1 Dn Dn Dn3 Dn1 D1 Dn Dn3 D1 ADC DAC Figure 1. ADC/DAC national.com

More information

High-Voltage (100V

High-Voltage (100V www.tij.co.jp ± ± ± ± ± IN +IN Status Flag Enable/Disable (E/D) V O Enable/Disable Common (E/D Com) PRODUCT DESCRIPTION OPA445 (1) 8V, 15mA OPA452 8V, 5mA OPA547 6V, 75mA OPA548 6V, 3A OPA549 6V, 9A OPA551

More information

回路実習

回路実習 100-720 Oscilloscope Experiment Circuit 440 441 100-273 Sensor Experiment Apparatus 100-040 Potentiometer Circuit Experiment Apparatus 100-150 Direct Current Circuit Practice Apparatus 442 100-010 Resistance

More information

MIXER 1 2 3 e r t y q w r > t q t w > e +20 u i y u i +15 +10 Response [db] +5 0 5 10 15 20 20 100 1k 10k 20k Frequency [Hz] 4 y o!0!1!3!4!5 q w e r t u i!2!6 q?> w r e r t u y u 5 i o!0!1!2 >!3!4?>!5!6

More information

LTC 単一5VAppleTalk トランシーバ

LTC 単一5VAppleTalk トランシーバ LTC µ µ µ µ TYPICAL APPLICATI O LTC 0.µF CHARGE PMP CPEN EN EN O O 0 DO 0 V µf 0.µF µf D D = Ω TO 0Ω Ω TO 0Ω 00pF LTC TA0 - LTC ABSOLTE AXI RATI GS Supply Voltage ( )... V Input Voltage Logic Inputs...

More information

ECO-MODE™ 搭載、1.5A、42V、降圧型 SWIFT™ DC/DC コンバータ

ECO-MODE™ 搭載、1.5A、42V、降圧型 SWIFT™ DC/DC コンバータ www.tij.co.jp TPS54140 Ω µ µ µ µ VIN PWRGD TPS54140 EN BOOT PH 90 85 80 SS /TR RT /CLK COMP VSENSE GND Efficiency - % 75 70 65 60 55 V= I 12 V, V O = 3.3 V, f sw = 1200 khz 50 0 0.25 0.50 0.75 1 1.25 1.50

More information

XL42 width.3 1.1 +/- 2 line/pad phase 2 4 lo-cut freq bell eq bell 1 2k freq 4 8k freq 1k 2k freq 2 4 1 2k 4 8k 1k 2k level pan line/pad phase lo-cut freq bell freq eq freq freq bell level pan PAD +48

More information

= hυ = h c λ υ λ (ev) = 1240 λ W=NE = Nhc λ W= N 2 10-16 λ / / Φe = dqe dt J/s Φ = km Φe(λ)v(λ)dλ THBV3_0101JA Qe = Φedt (W s) Q = Φdt lm s Ee = dφe ds E = dφ ds Φ Φ THBV3_0102JA Me = dφe ds M = dφ ds

More information

5 11 3 1....1 2. 5...4 (1)...5...6...7...17...22 (2)...70...71...72...77...82 (3)...85...86...87...92...97 (4)...101...102...103...112...117 (5)...121...122...123...125...128 1. 10 Web Web WG 5 4 5 ²

More information

MOTIF XF 取扱説明書

MOTIF XF 取扱説明書 MUSIC PRODUCTION SYNTHESIZER JA 2 (7)-1 1/3 3 (7)-1 2/3 4 (7)-1 3/3 5 http://www.adobe.com/jp/products/reader/ 6 NOTE http://japan.steinberg.net/ http://japan.steinberg.net/ 7 8 9 A-1 B-1 C0 D0 E0 F0 G0

More information

ABSOLUTE MAXIMUM RATINGS Supply Voltage,...-.5V to 5.V Input Voltage (LVDS, TTL)...-.5V to ( +.5V) Output Voltage (LVDS)...-.5V to ( +.5V) Continuous

ABSOLUTE MAXIMUM RATINGS Supply Voltage,...-.5V to 5.V Input Voltage (LVDS, TTL)...-.5V to ( +.5V) Output Voltage (LVDS)...-.5V to ( +.5V) Continuous 9-48; Rev ; 3/ PART TEMP. RANGE PIN-PACKAGE UCM C to +85 C 48 TQFP MAX3869 LASER DRIVER OPTICAL TRANSCEIVER 2.5Gbps MAX383 4-CHANNEL INTERCONNECT MUX/DEMUX 622Mbps CROSSPOINT SWITCH SONET SOURCE A SONET

More information

AD8250 :ゲイン設定可能(G=1、2、5、10)な 10MHz、20V/μsのiCMOS®計装アンプ

AD8250 :ゲイン設定可能(G=1、2、5、10)な 10MHz、20V/μsのiCMOS®計装アンプ G 2 5 MHz 2V/µs icmos AD825 MSOP 2 5 5 5V DC CMRR 98dB G ppm/.7µv/ G AC.% 65ns 2V/µs khz THD db CMRR 5kHz 8dB 8nV/ Hz G ma IN +IN DGD A A 2 6 5 LOGIC AD825 8 3 9 7 OUT 6288-25 2 5 G = G = 5 AD825 GΩ PGIA

More information

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル DL1720/DL1740 IM 701710-01 http://www.yokogawa.co.jp/measurement/ 0120-137046 tmi-cs@csv.yokogawa.co.jp FAX 0422-52-6624 Disk No. DL30 2nd Edition : July 2001 (YK) All Rights Reserved, Copyright 2001 Yokogawa

More information

Gauss Gauss ɛ 0 E ds = Q (1) xy σ (x, y, z) (2) a ρ(x, y, z) = x 2 + y 2 (r, θ, φ) (1) xy A Gauss ɛ 0 E ds = ɛ 0 EA Q = ρa ɛ 0 EA = ρea E = (ρ/ɛ 0 )e

Gauss Gauss ɛ 0 E ds = Q (1) xy σ (x, y, z) (2) a ρ(x, y, z) = x 2 + y 2 (r, θ, φ) (1) xy A Gauss ɛ 0 E ds = ɛ 0 EA Q = ρa ɛ 0 EA = ρea E = (ρ/ɛ 0 )e 7 -a 7 -a February 4, 2007 1. 2. 3. 4. 1. 2. 3. 1 Gauss Gauss ɛ 0 E ds = Q (1) xy σ (x, y, z) (2) a ρ(x, y, z) = x 2 + y 2 (r, θ, φ) (1) xy A Gauss ɛ 0 E ds = ɛ 0 EA Q = ρa ɛ 0 EA = ρea E = (ρ/ɛ 0 )e z

More information

<4D F736F F D B B83578B6594BB2D834A836F815B82D082C88C60202E646F63>

<4D F736F F D B B83578B6594BB2D834A836F815B82D082C88C60202E646F63> 単純適応制御 SAC サンプルページ この本の定価 判型などは, 以下の URL からご覧いただけます. http://www.morikita.co.jp/books/mid/091961 このサンプルページの内容は, 初版 1 刷発行当時のものです. 1 2 3 4 5 9 10 12 14 15 A B F 6 8 11 13 E 7 C D URL http://www.morikita.co.jp/support

More information

LM4663 2 Watt Stereo Class D Audio Pwr Amp w/Stereo Headphone Amplifier (jp)

LM4663 2 Watt Stereo Class D Audio Pwr Amp w/Stereo Headphone Amplifier (jp) 2 Watt Stereo Class D Audio Power Amplifier with Stereo Headphone Amplifier Literature Number: JAJS693 Boomer 2006 4 A very minor text edit (typo). (MC) Converted to nat2000 DTD. Few edits on Table 1 and

More information

電源監視回路

電源監視回路 TPS3820-xx,TPS3823-xx TPS3824-xx,TPS3825-xx TPS3828-xx www.tij.co.jp µ TYPICAL APPLICATION TPS3820, TPS3823, TPS3828: DBV PACKAGE (TOP VIEW) GND MR 1 2 3 5 4 VDD WDI TPS3824: DBV PACKAGE (TOP VIEW) 1 5

More information

時間インタリーブ方式ADCシステム向け高精度クロックの生成

時間インタリーブ方式ADCシステム向け高精度クロックの生成 LMK03000,LMK03001 Literature Number: JAJA429 SIGNAL PATH designer Tips, tricks, and techniques from the analog signal-path experts No. 109...1-7...2 /....4...6...8 James Catt, Applications Engineer v(t)

More information

Untitled

Untitled R1LV0816ABG -5SI, 7SI 8Mb Advanced LPSRAM (512k word x 16bit) RJJ03C0295-0100 Rev.1.00 2009.12.14 R1LV0816ABG 0.15µm CMOS 524,288 16 RAM TFT R1LV0816ABG R1LV0816ABG 7.5mm 8.5mm BGA (f-bga [0.75mm, 48 ])

More information

EtherSound CAT5 EtherSound Ethernet 2 100mEthernet 2km EtherSound EtherSound EtherSound EtherSound EtherSound 1 EtherSound 2 : DSP ** / ES8mic ES16161

EtherSound CAT5 EtherSound Ethernet 2 100mEthernet 2km EtherSound EtherSound EtherSound EtherSound EtherSound 1 EtherSound 2 : DSP ** / ES8mic ES16161 Ethernet EtherSound Ethernet IEEE802.3x Digigram EtherSound 64 24 48kHz Ethernet 1 125 EtherSound BGM EtherSound AES/EBU EtherSound IT Ethernet EtherSound VLAN Ethernet Ethernet CAT5 EtherSound Ethernet

More information

DS04-21361-4

DS04-21361-4 Cypress () FUJITSU SEMICONDUCTOR DATA SHEET DS4 236 4 ASSPDTS Bi-CMOS PLL (. GHz PLL) MB5F7SL MB5F7SL,, MHz 2 PLL (Phase Locked Loop) LSI Bi CMOS, 5 ma (VCC 2.7 V), VCC 2.4 V,.5 ma, 6 ma 2, MB5F7SL,, MHz

More information

R1LV0816ASB データシート

R1LV0816ASB データシート R1LV0816ASB 5SI, 7SI 8Mb Advanced LPSRAM (512k word x 16bit) RJJ03C0292-0100 Rev.1.00 2009.11.30 概 要 R1LV0816ASB は シリコンゲート 0.15µm CMOS プロセス 技 術 を 用 いた 524,288 語 16 ビット 構 成 を 持 ち 単 一 電 源 で 動 作 する 非 同 期

More information

DDR3 SDRAMメモリ・インタフェースのレベリング手法の活用

DDR3 SDRAMメモリ・インタフェースのレベリング手法の活用 WP-01034-1.0/JP DLL (PVT compensation) 90 PLL PVT compensated FPGA fabric 90 Stratix III I/O block Read Dynamic OC T FPGA Write Memory Run Time Configurable Run Time Configurable Set at Compile dq0 dq1

More information

catalog_kseries_0317.qxd

catalog_kseries_0317.qxd PHONO AUX TAPE D.Audio CD Player DP-K1000-N D-IN D-IN CD 1 / 2 / 3 Fs 44.1kHz, Fs 88.2kHz, Fs 88.2kHz, 16bits 24bits 24bits 20kHz 20kHz 40kHz DSP DIR Selector *Supreme EX Sampling rate A/D converter *Auto

More information

CWContinuous Wave CW 1.1.2 XCT(Computed Tomography) MRI Magnetic Resonance Imaging)PET(Positron Emission Tomography) XCT 2

CWContinuous Wave CW 1.1.2 XCT(Computed Tomography) MRI Magnetic Resonance Imaging)PET(Positron Emission Tomography) XCT 2 1.1 1.1.1 RadarRadio Detection and Ranging 1960 1 10 1 CWContinuous Wave CW 1.1.2 XCT(Computed Tomography) MRI Magnetic Resonance Imaging)PET(Positron Emission Tomography) XCT 2 3 XCTMRI XCTMRI XCT /10

More information

Technische Beschreibung P82R SMD

Technische Beschreibung P82R SMD P26 halstrup-walcher GmbH http://www.krone.co.jp/ Stegener Straße 10 D-79199 Kirchzarten, Germany 124-0023 2-22-1 TEL:03-3695-5431 FAX:03-3695-5698 E-MAIL:sales-tokyo@krone.co.jp 530-0054 2-2-9F TEL:06-6361-4831

More information

RMLV0816BGBG Datasheet

RMLV0816BGBG Datasheet 8Mbit 低 消 費 電 力 SRAM (512k word 16bit) R10DS0229JJ0200 Rev.2.00 概 要 RMLV0816BGBG は 524,288 ワード 16 ビット 構 成 の 8M ビットスタティック RAM です Advanced LPSRAM 技 術 を 採 用 し 高 密 度 高 性 能 低 消 費 電 力 を 実 現 しております したがって RMLV0816BGBG

More information

89865TVS_JA.fm

89865TVS_JA.fm VISHAY GENERAL SEMICONDUCTOR Transient Suppressors Application Note (TVS) Soo Man Sweetman Kim Senior Application Manager TVS Vishay General Semiconductor ITVS TVS TVS TVS 1 10 s 1000 sbellcore 1089 2

More information

ANDIAMO Manual

ANDIAMO Manual DirectOut Technologies D.O.TEC ANDIAMO Version 1.0 Copyright Note page 2 / 28 Table of contents Table of contents About This Manual 4 How to Use This Manual 4 Conventions 4 CHAPTER 1: Overview 5 Introduction

More information

2007-Kanai-paper.dvi

2007-Kanai-paper.dvi 19 Estimation of Sound Source Zone using The Arrival Time Interval 1080351 2008 3 7 S/N 2 2 2 i Abstract Estimation of Sound Source Zone using The Arrival Time Interval Koichiro Kanai The microphone array

More information

LT1638/LT1639 - 1.2MHZ、0.4V/μs Over-The-Topマイクロパワーレール・トゥ・レール入力/出力オペアンプ

LT1638/LT1639 - 1.2MHZ、0.4V/μs Over-The-Topマイクロパワーレール・トゥ・レール入力/出力オペアンプ 特 長 / 3μA 利 得 帯 域 幅 積 :.MHz スルーレート:.4/μs 高 出 力 電 流 :5mA 最 小 3 5 および±5 電 源 で 仕 様 を 規 定 までの 逆 バッテリ 保 護 電 源 シーケンスの 問 題 なし 高 電 圧 利 得 :5/m 単 一 電 源 入 力 範 囲 :.4~44 高 CMRR:9dB 位 相 反 転 なし 4ピンSO ピンMSOPおよびDFNパッケージ

More information

RMWV3216A Series Datasheet

RMWV3216A Series Datasheet 32Mbit 低 消 費 電 力 SRAM (2M word 16bit) R10DS0259JJ0100 Rev.1.00 概 要 RMWV3216A シリーズは 2,097,152 ワード 16 ビット 構 成 の 32M ビットスタティック RAM です Advanced LPSRAM 技 術 を 採 用 し 高 密 度 高 性 能 低 消 費 電 力 を 実 現 しております したがって RMWV3216A

More information

3-D Unitary ESPRIT 2 BS(Rx) 120 MS(Tx) A/D ( ) ( ) 2 2 λ/ 3 λ 5.85[GHz] 20 500[kHz] 9.5[MHz] 12bit 20Ms/s 60[deg] 100[ns] Rb atomic osc. 10MHz IF Local 880MHz RF Local 4970MHz 2 way Power Splitter RF

More information

MAX985-994 DS.J

MAX985-994 DS.J 9-9; Rev ; 7/97 µ MAX98 Push/Pull MAX986 Open-Drain MAX989 Push/Pull MAX990 Open-Drain MAX99 Push/Pull MAX99 Open-Drain 8 SO/ SOT- 8 SO/ SOT- 8 SO/µMAX 8 SO/µMAX SO SO µ µ µ PART MAX98EUK-T MAX98ESA MAX986EUK-T

More information

untitled

untitled H Phase & Enable (UVLO) V DD =2.55.5V =3.08.0V Io=400mA I DD =200uA typ. (Mode Select) 2 Phase & Enable (ALL L ) STB L (UVLO) Alarm CMOS SSOP20-C3 - - (Ta=25 C) (Ta=25) - 2 - - 3 - - 4 - - 5 - OUTA IN2B

More information

Microsoft Word - DMX8C_mo.doc

Microsoft Word - DMX8C_mo.doc はじめに この 度 は Stage Evolution DMX8C をご 購 入 頂 き 誠 に 有 り 難 うございます DMX8C は 複 数 のプログマブル シーン チェースパターンを 保 存 でき MIDI IN/OUT やオーディオ 入 力 により 様 々なコント ロールが 可 能 な DMX コントローラーです DMX8Cをより 快 適 に 使 いこなしていただくためにも 本 書 を 十

More information

if clear = 1 then Q <= " "; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst =

if clear = 1 then Q <=  ; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst = VHDL 2 1 VHDL 1 VHDL FPGA VHDL 2 HDL VHDL 2.1 D 1 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; regs.vhdl entity regs is clk, rst : in std_logic; clear : in std_logic; we

More information

MAX3736 DS.J

MAX3736 DS.J 19-3116; Rev 0; 12/03 PART TEMP RANGE PIN-PACKAGE E/D -40 C to +85 C Dice* ETE -40 C to +85 C 16 Thin QFN * HOST BOARD SFP OPTICAL TRANSMITTER HOST FILTER VCC_RX SUPPLY FILTER +3.3V 15Ω 56Ω 0.01µF VCC

More information

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 1030195 15 2 10 1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 4-3-3 47 5 52 53 54 55 ii 1 VHDL IC VHDL 5 2 3 IC 4 5 1 2

More information

Цифровой спутниковый ресивер Lumax DV 2400 IRD

Цифровой спутниковый ресивер Lumax DV 2400 IRD 13... 3 1.... 5 1.1 1.2... 5... 6 2.... 7 2.1 2.2 2.3... 7... 8... 9 3.... 10 3.1... 10 3.1.1 RF...10 3.1.2 SCART...11 3.2... 12 3.2.1 DISH IN...12 3.2.2 DiSEqC...13 4..... 14 4.1 0003.... 15 4.1.1...15

More information

0 1

0 1 0 1 BS01 Limited Accurate A-110S Accurate A-110S BS01 Limited 0 2 NEW BEWITHSTATE 0 3 OUT L R L R L R 1 1 2 2 3 3 OUT L R L R L R 1 1 2 2 3 3 ON OFF IN 1 1 2 2 3 3 L R L R L R 1 1 2 2 3 3 L R L R L R IN

More information

3 3 2 2 2 2 2 2 Moji3 API

3 3 2 2 2 2 2 2 Moji3 API 7 2015. 03. 04 2014 3 3 2 2 2 2 2 2 Moji3 API UHF U.E.Cast 2011 20138 2011 2012 2013 U.E.Cast L SN 10cm 15cm 1 LAN [Hz] 10dB API [s] -80 db [s] API 10dB 16kHz -80 db 0Hz 1kHz 300Hz 0Hz 0Hz 1m 85cm 15cm!!

More information

R3151N シリーズ

R3151N シリーズ 車 載 用 途 向 け 36V 耐 圧 ボルテージディテクタ 概 要 R3151N シリーズ AEC-Q1 Grade 2 準 拠 R3151Nは CMOSプロセス 技 術 を 用 いた36V 耐 圧 ( 最 大 電 源 電 圧 の 絶 対 最 大 定 格 :5V) ボルテージディテク タです 高 精 度 低 消 費 電 流 であるためバッテリーの 電 圧 監 視 に 最 適 です 端 子 検 出

More information

スライド 1

スライド 1 [1] [2] BB84B92BBM92DPS [3] (1) (2) BB84 (3) DPS [4] [5] BB84 θ θ 0 1 0 1 {0, π} 0 π π, π 2 2 -π/2 π/2 B92 {0, π} Im unbalance unbalance Re DPS 0.1/ {0, π} BBM92 BB84 PBS PBS PBS λ/4 λ/4 PBS BB84 {0,

More information

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート XAPP485 (v1.1) 2006 11 10 R : Spartan-3E FPGA Spartan-3E FPGA 666Mbps 1:7 : Nick Sawyer (v1.1) Spartan -3E 666 / (Mbps) 1:7 Spartan-3E 4 5 666Mbps 1/7 Spartan-3E FPGA DCM ( ) DFS ( ) 3.5 DDR ( ) 1:7 DDR

More information

LP2985 マイクロパワー150mA 低ノイズ、超低ドロップアウト・レギュレータ(SOT-23 およびmicro SMD パッケージ) 超低ESR 出力コンデンサが使用可能

LP2985 マイクロパワー150mA 低ノイズ、超低ドロップアウト・レギュレータ(SOT-23 およびmicro SMD パッケージ) 超低ESR 出力コンデンサが使用可能 VIP 150mA ESR 2985 LP 19980108 24060 DS100140 Sgm file from Marcom and made addition and changes. lm New datasheet from Chester Simpson; RRD to key in text added titles for all the new curves and some

More information

MO 2 E 2 POM -248/16 ev. 1.3_2 L D WP V GND 2* D IN LOD / W D OU OMP LOD 3 Min. yp. Max. V IN Y V IH V = V V = V V IL V = V 2 V =

MO 2 E 2 POM -248/16 ev. 1.3_2 L D WP V GND 2* D IN LOD / W D OU OMP LOD 3 Min. yp. Max. V IN Y V IH V = V V = V V IL V = V 2 V = ev. 1.3_2 MO 2 E 2 POM -248/16 8-Pin DIP ( DP8-DP8-E) 8-Pin OP ( FJ8-DFJ8-E) :µ Max. (V =5.5 V) :.8 m Max. (V =5.5 V, f=4khz).4 m Max. (V =4.5 V, f=1khz) :2.5 5.5 V :1.8 5.5 V 16 (-248, -2416) GN 1 2 8-Pin

More information

ADA493-/ADA493- 目 次 特 長... アプリケーション... 概 要... 機 能 ブロック 図... 改 訂 履 歴... 仕 様... 3 ±5 V 動 作... 3 5 V 動 作... 5 絶 対 最 大 定 格... 7 熱 抵 抗... 7 最 大 消 費 電 力...

ADA493-/ADA493- 目 次 特 長... アプリケーション... 概 要... 機 能 ブロック 図... 改 訂 履 歴... 仕 様... 3 ±5 V 動 作... 3 5 V 動 作... 5 絶 対 最 大 定 格... 7 熱 抵 抗... 7 最 大 消 費 電 力... IN +FB +OUT 7 8 9 5 775-775- 低 消 費 電 力 差 動 ADCドライバ ADA493-/ADA493- 特 長 低 消 費 電 力 で 高 性 能 高 速 3 db 帯 域 幅 : 56 MHz G = ゲイン 平 坦 性 : 3 MHz まで. db スルーレート: 5%から 75%まで,8 V/µs 高 速 なセトリング タイム:.%まで 9 ns 低 消 費 電

More information

HA1631S01/02/03/04シリーズ データシート

HA1631S01/02/03/04シリーズ データシート H1631S1/2/3/4 CMOS (/ ) R3DS85JJ5 Rev.5. 215.7.1 H1631S1/2/3/4 CMOS IC 1.8V H1631S1/2 H1631S3/4 CMPK-5 SOP-8 1/8 H1631S1/3 : I DDtyp = 5μ () H1631S2/4 : I DDtyp = 5μ () : V DD = 1.8 5.5V : V IOmax = 5mV

More information

Delta44.PDF

Delta44.PDF Delta44 PCI Analog Recording Interface 2 M-AUDIO 3 Break-Out Box Front Panel: 1. Analog OUTS 1 4 / 2. INS - / Break-Out Box Back Panel: 3. PCI 4. 15 D-sub PCI Delta44 1. Delta44 2. Windows Delta44 WINDOWS

More information

Microsoft Word - Meta70_Preferences.doc

Microsoft Word - Meta70_Preferences.doc Image Windows Preferences Edit, Preferences MetaMorph, MetaVue Image Windows Preferences Edit, Preferences Image Windows Preferences 1. Windows Image Placement: Acquire Overlay at Top Left Corner: 1 Acquire

More information

Clustering in Time and Periodicity of Strong Earthquakes in Tokyo Masami OKADA Kobe Marine Observatory (Received on March 30, 1977) The clustering in time and periodicity of earthquake occurrence are investigated

More information

Audiophile USB

Audiophile USB Audiophile USB User's Guide Version 4.0 Avid Technology K.K. M-Audio Macintosh Support : mac-support@m-audio.co.jp Windows Support : win-support@m-audio.co.jp www.m-audio.co.jp Audiophile USB Audiophile

More information

R1EX24256BSAS0I/R1EX24256BTAS0I データシート

R1EX24256BSAS0I/R1EX24256BTAS0I データシート R1EX24256BSAS0I R1EX24256BTAS0I Two-wire serial interface 256k EEPROM (32-kword 8-bit) R10DS0003JJ0400 Rev.4.00 R1EX24xxx 2 EEPROM ROM MONOS CMOS 64 1.8V 5.5V 2 (I 2 C ) 400kHz 2.0μA (max) 1.0mA (max)

More information

Fig, 1. Waveform of the short-circuit current peculiar to a metal. Fig. 2. Waveform of arc short-circuit current. 398 T. IEE Japan, Vol. 113-B, No. 4,

Fig, 1. Waveform of the short-circuit current peculiar to a metal. Fig. 2. Waveform of arc short-circuit current. 398 T. IEE Japan, Vol. 113-B, No. 4, Development of a Quick-Acting Type Fuses for Protection of Low Voltage Distribution Lines Terukazu Sekiguchi, Member, Masayuki Okazaki, Member, Tsuginori Inaba, Member (CRIEPI), Naoki Ikeda, Member, Toshiyuki

More information

INDEX RWS50B 1. 測定方法 Evaluation Method PAGE 1.1 測定回路 Circuit used for determination 測定回路 1 Circuit 1 used for determination... T-1 静特性 Steady state da

INDEX RWS50B 1. 測定方法 Evaluation Method PAGE 1.1 測定回路 Circuit used for determination 測定回路 1 Circuit 1 used for determination... T-1 静特性 Steady state da EVALUATION DATA 型式データ TDK-Lambda CA806-53-01C INDEX RWS50B 1. 測定方法 Evaluation Method PAGE 1.1 測定回路 Circuit used for determination 測定回路 1 Circuit 1 used for determination... T-1 静特性 Steady state data 通電ドリフト特性

More information

N12866N2P-H.PDF

N12866N2P-H.PDF 16Mx64bits PC133 SDRAM SO DIMM Based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh (16M x 16bit) /. / 1 A0 ~ A12 BA0, BA1 CK0, CK1 CKE0 /S0 /RAS /CAS /WE DQM0 ~ DQM7 DQ0 ~ DQ63 SA0~2 SDA SCL VCC 3.3

More information

AUDIOGRAM6 取扱説明書

AUDIOGRAM6 取扱説明書 USB AUDIO INTERFACE Owner s Manual Bedienungsanleitung Mode d emploi Manual de instrucciones Руководство пользователя Русский Español Français Deutsch English EN DE FR ES RU JA (5)-10 1/3 83 84 (5)-10

More information

KORG Module 取扱説明書

KORG Module 取扱説明書 取扱説明書 J 2 * Apple ipad iphone ipod touch itunes Apple Inc. * 2 ... 6... 7... 8... 10... 11... 13... 17... 17... 18... 19 MIDI... 21 ipad MIDI... 21 MIDI... 22 3 ... 24... 27... 28... 31... 36... 38...

More information

109

109 108 109 - Mbit/sppm m EIA/TIA568 A95 ISO/IEC 11801 ISO/IEC 603-7 Mbaud 110 - ns ns VPeak-to-Peak V MHzMHz 1-6 MHz db 6-17 MHz db 17-25 MHz db 1-17 MHz db 17-25 MHz db 111 ns 112 ns 113 ns 114 ns 115 ns

More information

iM1 for iPad 取扱説明書

iM1 for iPad 取扱説明書 2 3 COMBI (Combination) TIMBRE 1 Program TIMBRE 2 TIMBRE 3 TIMBRE 4 TIMBRE 5 TIMBRE 6 TIMBRE 7 TIMBRE 8 Program Program Program Program Program Program Program Master FX MFX 1 MFX 2 4 MULTI Track 1 Program

More information

Hz

Hz ( ) 2006 1 3 3 3 4 10 Hz 1 1 1.1.................................... 1 1.2.................................... 1 2 2 2.1.................................... 2 2.2.................................... 3

More information

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux

More information

1 variation 1.1 imension unit L m M kg T s Q C QT 1 A = C s 1 MKSA F = ma N N = kg m s 1.1 J E = 1 mv W = F x J = kg m s 1 = N m 1.

1 variation 1.1 imension unit L m M kg T s Q C QT 1 A = C s 1 MKSA F = ma N N = kg m s 1.1 J E = 1 mv W = F x J = kg m s 1 = N m 1. 1.1 1. 1.3.1..3.4 3.1 3. 3.3 4.1 4. 4.3 5.1 5. 5.3 6.1 6. 6.3 7.1 7. 7.3 1 1 variation 1.1 imension unit L m M kg T s Q C QT 1 A = C s 1 MKSA F = ma N N = kg m s 1.1 J E = 1 mv W = F x J = kg m s 1 = N

More information

, [g/cm 3 ] [m/s] 1 6 [kg m 2 s 1 ] ,58 1, ,56 1, , ,58 1,

, [g/cm 3 ] [m/s] 1 6 [kg m 2 s 1 ] ,58 1, ,56 1, , ,58 1, 264 72 5 216 pp. 264 272 * 43.3. k, Yj; 43.38.Hz 1. 2. 2.1 1 4.8 1 2 [kg m 2 s 1 ] 1.2 1 3 [g/cm 3 ] 34 [m/s] 1.48 1 6 [kg m 2 s 1 ] 1 [g/cm 3 ] 1,48 [m/s] 1, 1 4 1 2,5 1 Tutorial on the underwater or

More information

MAX6301 DS.J

MAX6301 DS.J 19-1078; Rev 0; 6/96 µ µ µ FEATURE Active-Low Reset Active-High Reset Open-Drain Reset Output Push/Pull Reset Output Pins-Package TOP VIEW 8-DIP/SO/ µmax 8-DIP/SO/ µmax 8-DIP/SO/ µmax 8-DIP/SO/ µmax µ

More information

A = A x x + A y y + A, B = B x x + B y y + B, C = C x x + C y y + C..6 x y A B C = A x x + A y y + A B x B y B C x C y C { B = A x x + A y y + A y B B

A = A x x + A y y + A, B = B x x + B y y + B, C = C x x + C y y + C..6 x y A B C = A x x + A y y + A B x B y B C x C y C { B = A x x + A y y + A y B B 9 7 A = A x x + A y y + A, B = B x x + B y y + B, C = C x x + C y y + C..6 x y A B C = A x x + A y y + A B x B y B C x C y C { B = A x x + A y y + A y B B x x B } B C y C y + x B y C x C C x C y B = A

More information

「FPGAを用いたプロセッサ検証システムの製作」

「FPGAを用いたプロセッサ検証システムの製作」 FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4

More information

LTC1595/LTC1596/LTC1596-1 - シリアル16ビット乗算型DAC

LTC1595/LTC1596/LTC1596-1 - シリアル16ビット乗算型DAC シリアル ビット 乗 算 型 DAC 特 長 SO- LTC9 DNL INL nv-s μs LT 業 界 標 準 のビットDACであるDACおよび DAC/ADとピン コンパチブル 象 限 乗 算 低 消 費 電 流 : 最 大 µa パワーオン リセット LTC9/LTC9:ゼロ スケールにリセット LTC9-:ミッドスケールにリセット 線 式 SPIおよびMICROWIRE 互 換 のシリアル

More information

: 1/ dB 1/ Hz 210mm 1/6 1/ Hz 1/3 500Hz 4 315Hz 500Hz?? Hz Hz Hz 315Hz Hz 500Hz

: 1/ dB 1/ Hz 210mm 1/6 1/ Hz 1/3 500Hz 4 315Hz 500Hz?? Hz Hz Hz 315Hz Hz 500Hz 93 5 [19] 3 4 5.1 3 1/15 3 2kHz 1/2 85mm 500Hz 2/3 94 5 5.1: 1/3 3 3.5 20dB 1/3 0.315 500Hz 210mm 1/6 1/2 5.1 5.1.1 1 200Hz 1/3 500Hz 4 315Hz 500Hz?? 5.3 200Hz 170 250Hz 215 280Hz 315Hz 275 395Hz 500Hz

More information

遠隔表示型ディジタルリニアゲージ

遠隔表示型ディジタルリニアゲージ DIGITAL LINEAR GAUGE ディジタルリニアゲージ GS/BS series DG series CONTENTS 6 4 G LINEAR GAUGE SENSOR 13 mm LINEAR GAUGE SENSOR 30 mm LINEAR GAUGE SENSOR 13 mm LINEAR GAUGE SENSOR 30 mm LINEAR GAUGE

More information

橡

橡 CO2 Laser Treatment of Tinea Pedis Masahiro UEDA:,' Kiyotaka KITAMURA** and Yukihiro GOKOH*** Table I Specifications 1. Kind of Laser 2. Wavelength of Lasers. Power of Laser. Radiation Mode. Pulse Duration.

More information

PA M01 LITEON SPEC Rev A

PA M01 LITEON  SPEC Rev A 規格書 Electrical Specification Model No: PA-1360-5M01 Description: 12V 36W single output AC adapter Revision: A Issued Date: May 21, 2013 Customer Part No.: 90, Chien I Rd, Chung Ho city, Taipei Hsien 235,

More information

2 1,384,000 2,000,000 1,296,211 1,793,925 38,000 54,500 27,804 43,187 41,000 60,000 31,776 49,017 8,781 18,663 25,000 35,300 3 4 5 6 1,296,211 1,793,925 27,804 43,187 1,275,648 1,753,306 29,387 43,025

More information

2

2 8 24 32C800037C800042C8000 32 40 45 54 2 3 24 40 10 11 54 4 7 54 30 26 7 9 8 5 6 7 9 8 18 7 7 7 40 10 13 12 24 22 22 8 55 8 8 8 8 1 2 3 18 11 54 54 19 24 30 69 31 40 57 23 23 22 23 22 57 8 9 30 12 12 56

More information

Nano Range Specification Stable & Stable Telescopic Resonators Model Nano S Nano S Nano S Nano S Nano L Nano L Nano L Nano L Nano L Nano L Nano L 130-

Nano Range Specification Stable & Stable Telescopic Resonators Model Nano S Nano S Nano S Nano S Nano L Nano L Nano L Nano L Nano L Nano L Nano L 130- L i t r o n T o t a l L a s e r C a p a b i l i t y Nano Series Ultra Compact Pulsed Nd:YAG Lasers Product Range Specification Nano Range Specification Stable & Stable Telescopic Resonators Model Nano

More information

POE.dvi

POE.dvi PoE... 2 PoE... 2... 2... 3... 3... 5... 5 DISABLE POE PORT... 6 ENABLE POE PORT... 7 SET POE DETECT.... 8 SETPOEPORT... 9 SET POE THRESHOLD... 10 SHOW POE... 11 PoE CentreCOM 8624PS 2.8 1 PoE Power over

More information

Nova Delay Manual - Web

Nova Delay Manual - Web ND-1 Nova Delay TC Electronic, Sindalsvej 34, DK-8240 Risskov info@tcelectronic.com Japanese Version Manual revision 1.0 SW V 1.0 Prod. No: E60507011-J 3 4 mono Guitar Effects Technology hold subdiv for

More information

平均電流制限(ACL)によるハーフブリッジ入力コンデンサ中点の平衡化

平均電流制限(ACL)によるハーフブリッジ入力コンデンサ中点の平衡化 LM5039 Literature Number: JAJA419 POWER designer Expert tips, tricks, and techniques for powerful designs No. 128 national.com/powerdesigner ACL By Ajay Hari, Senior Applications Engineer and Robert Oppen,

More information

nakayama15icm01_l7filter.pptx

nakayama15icm01_l7filter.pptx Layer-7 SDN SDN NFV 50 % 3 MVNO 1 2 ICM @ 2015/01/16 2 1 1 2 2 1 2 2 ICM @ 2015/01/16 3 2 Service Dependent Management (SDM) SDM Simple Management of Access-Restriction Translator Gateway (SMART-GW) ICM

More information

LTC4307-1 - 高精細マルチメディア・インターフェイス(HDMI)レベルシフト2線バス・バッファ

LTC4307-1 - 高精細マルチメディア・インターフェイス(HDMI)レベルシフト2線バス・バッファ HDMI 2 DDC HDMI 1.3 DDC 3.3V 5V 5kV ESD 60mV V OL I 2 C SDA SCL I 2 C I 2 C Fast Mode SMBus READY V CC = 0VSDA SCL 8(3mm 3mm ) DFN 8MSOP HDMI 3.3V/5V / LTC4307-12 HDMIDDC 50pF LTC4307-1 10pF HDMI 50pF

More information

MAX4832 DS.J

MAX4832 DS.J 19-3372; Rev ; 7/4 FLAG RESET FLAG RESET µ µ TOP VIEW IN GND 1 2 6 OUT 5 SS µ µ PART TEMP RANGE PIN-PACKAGE MAX4832EUTxy_-T* -4 C to +85 C 6 SOT23-6 MAX4832ETTxy_-T -4 C to +85 C 6 TDFN-6 MAX4833EUTxy_dd-T*

More information

1

1 PalmGauss SC PGSC-5G Instruction Manual PalmGauss SC PGSC-5G Version 1.01 PalmGauss SC PGSC5G 1.... 3 2.... 3 3.... 3 3.1... 3 3.2... 3 3.3 PalmGauss... 4 3.4... 4 3.4.1 (Fig. 4)... 4 3.4.2 (Fig. 5)...

More information

1 138

1 138 5 1 2 3 4 5 6 7 8 1 138 BIOS Setup Utility MainAdvancedSecurityPowerExit Setup Warning Item Specific Help Setting items on this menu to incorrect values may cause your system to malfunction. Select 'Yes'

More information

VoIP Broadcasting System 2/2 IP Convergence Communication Solution IP paradigm Integration & Management VoIP IP VoIP VoIP IT < 02-06-12>

VoIP Broadcasting System 2/2 IP Convergence Communication Solution IP paradigm Integration & Management VoIP IP VoIP VoIP IT < 02-06-12> 2003. 5. 22 AddPac Technology Proprietary VoIP Broadcasting System 2/2 IP Convergence Communication Solution IP paradigm Integration & Management VoIP IP VoIP VoIP IT < 02-06-12> 8Khz 16Khz CDMA ADSL VoIP

More information

スライド 1

スライド 1 STRJ WS: March 9, 2006, 0.35µm 0.8µm 0.3µm STRJ WS: March 9, 2006, 2 0.35µm Lot-to-Lot, Wafer-to-Wafer, Die-to-Die(D2D) D2D 0.8µm (WID: Within Die) D2D vs. WID 0.3µm D2Dvs. WID STRJ WS: March 9, 2006,

More information

36.fx82MS_Dtype_J-c_SA0311C.p65

36.fx82MS_Dtype_J-c_SA0311C.p65 P fx-82ms fx-83ms fx-85ms fx-270ms fx-300ms fx-350ms J http://www.casio.co.jp/edu/ AB2Mode =... COMP... Deg... Norm 1... a b /c... Dot 1 2...1...2 1 2 u u u 3 5 fx-82ms... 23 fx-83ms85ms270ms300ms 350MS...

More information

untitled

untitled ZD200 Instruction Manual LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977 6499 Tel: (845) 578 6020, Fax: (845) 578 5985 1 90 : www.lecroy.com 2010 by LeCroy Corporation. All rights

More information

S: E: O: C: V : 5

S: E: O: C: V : 5 ( ) 2004 1 S: E: O: C: V : 5 1 1 2 2 2.1.................................... 2 2.2........................ 2 2.3........................... 3 3 7 3.1.................................... 7 3.2....................................

More information

小電力セキュリティシステムの無線局の無線設備

小電力セキュリティシステムの無線局の無線設備 SECURITY RADIO EQUIPMENT FOR LOW POWER RADIO STATION ARIB STANDARD RCR STD-302.1 Association of Radio Industries and Businesses 1 1 1.1 1 1.2 1 1.3 1 2 2 2.1 2 2.2 2 2.3 3 3 4 3.1 4 (1) 4 (2) 4 (3)

More information