RIITフォーラム2016-inoue提出用
|
|
- ありさ みやのじょう
- 7 years ago
- Views:
Transcription
1
2
3 p ü ü p ü ü
4
5
6 } Powe r NW Mem. CPU GPU Base 最大負荷アプリA ペタスケール 最大負荷アプリ A アプリ B ポストペタスケール ( 従来型 ) 最大負荷アプリ A アプリ B ポストペタスケール ( 電力制約適応型 ) } } }
7 p p p p Blue=EP type Red=With Comm. & Sync. Total nodes Procs. Per Node Cores Per Procs. Power Msrmt. Cab(LLNL) Intel E Sandy Bridge 1, RAPL BG/Q Vulcan (LLNL) IBM PowerPC A2 24, (compute) EMON Teller (SNL) AMD A K Piledriver PI HA8K(Kyushu Univ.) Intel E5-2697v2 Ivy Bridge RAPL
8 CPU CPU memory modul e memory modul e memory modul e memory modul e cor e cor e cache MC cor e cor e cor e cor e cache MC cor e cor e memory modul e memory modul e memory modul e memory modul e
9 出典 : 140"" 120"" Module"(CPU+DRAM)"power" 30% 120# 110# CPU$power$cap CPU#power#cap No#power#constraint Power""[W] 100"" 80"" 60"" CPU$power$ CPU#Power#[W] 100# 90# 80# 40"" 20"" DRAM%power% 70# 60# 0"" 0" 300" 600" 900" 1200" 1500" 1800" Module"IDs 50# 1.0## 1.5## 2.0## 2.5## CPU#clock#frequency#[GHz]
10 Module#(CPU+DRAM)#Power#[W] 140# 130# 120# 110# 100# 90# 80# 70# No#power#constraint Cm=Target#Average#Power# Cm=110W Constraint#for#Module Cm=100W Cm=90W Cm=80W Cm=70W 60# 64% 50# 40# 0.8## ## 1.6## 2.0## 2.4## 2.8## 3.2## Normalized#ExecuIon#Time 出典 :
11 p ü p ü
12 W/O power-constraint Power W/ power-constraint (Conventional) W/ power-constraint (Proposed) Power variation Mitigate Variability Same total power budget Performance (=CPU Frequency)
13 f = α( f f ) + f P = α(p P ) + P P = α(p P ) + P (0 α 1) "Module"and"CPU"Power"[W] 120"" 14"" 100"" 16"" *DGEMM Module" MHD 110"" 13"" 90"" Module" 15"" 100"" R²"="0.999" R²"="0.999" CPU" 12"" 80"" 14"" 90"" R²"="0.999" 11"" 70"" 13"" 80"" 10"" 60"" DRAM" 12"" 70"" 9"" 50"" DRAM" R²"="0.991" 11"" 60"" R²"="0.996" 8"" 40"" CPU" 10"" 50"" 7"" 30"" R²"="0.999" 9"" 40"" 6"" 20"" 8"" 1.2"" 1.4"" 1.6"" 1.8"" 2.0"" 2.2"" 2.4"" 2.6"" 1.2"" 1.4"" 1.6"" 1.8"" 2.0"" 2.2"" 2.4"" 2.6"" CPU"clock"frequency CPU"clock"frequency 出典 : "DRAM"Power"[W] f "Module"and"CPU"Power"[W] f "DRAM"Power"[W] f = P, P = f, f = f P P P, P = P, P = P P P P α
14 Power Variation Table (PVT) Module ID Normalized Power k 1.2 Module ID Power Consumption k 120 Module 1 Pwr Pwr Perf. Module 2 Perf. Module 3 N 0.8 N 80 Pwr Perf. Module ID k Power Consumption k 120 Module N Pwr Perf.
15 Power Capping (Pc) using RAPL Frequency Selection (Fs) using CPUFreqlibs Power Capping (Pc) Frequency Selection (Fs) Power Constraint Guaranteed Not guaranteed Performance Equivalence Not guaranteed Guaranteed
16 手法名 アプリ依存? モジュール依存? 電力モデル補正 制約手法 Naive No No No Power Cap Pc Yes No Yes Power Cap VaPc Yes Yes Yes Power Cap VaFs Yes Yes Yes Freq. Sel. VaPcOr Yes Yes No Power Cap VaFsOr Yes Yes No Freq. Sel. Va=Variation-Aware, Pc=Power Capping, Fs=Frequency Selection Or=Observed power data are used
17 naïveha8k 2.0## 1.5## 1.0## 0.5## 0.0## 6.0## 5.0## 4.0## 3.0## 2.0## 1.0## 0.0## 2.0## 5.4x 1.5## 1.0## 0.5## 0.0## 5.0## 4.0## 3.0## 2.0## 1.0## 0.0## 3.0## 2.5## 2.0## 1.5## 1.0## 0.5## 0.0## 3.5## 3.0## 2.5## 2.0## 1.5## 1.0## 0.5## 0.0## 出典 :
18 Module#(CPU+DRAM)#Power#[W] 140# 130# 120# 110# 100# 90# 80# 70# 60# 50# before after Cs=ApplicaIon#level#power#constraint No#power#constraint Cs=211.2KW Cs=192.0kW Cs=172.8kW Cs=153.6kW 64% Cs=134.4kW 40# 0.8## ## 1.6## 2.0## 2.4## 2.8## 3.2## Normalized#ExecuIon#Time Module#(CPU+DRAM)#power#[W] 140# 130# 120# 110# 100# 90# 80# 70# 60# 50# No#power#constraint Cs=211.2KW Cs=192.0kW# Cs=172.8kW Cs=ApplicaIon#level#power#constraint Cs=153.6kW Cs=134.4kW 12% 40# 0.8## ## 1.6## 2.0## 2.4## 2.8## 3.2## Normalized#ExecuIon#Time 出典 :
19
20
untitled
Power Wall HPL1 10 B/F EXTREMETECH Supercomputing director bets $2,000 that we won t have exascale computing by 2020 One of the biggest problems standing in our way is power. [] http://www.extremetech.com/computing/155941
More informationテストコスト抑制のための技術課題-DFTとATEの観点から
2 -at -talk -talk -drop 3 4 5 6 7 Year of Production 2003 2004 2005 2006 2007 2008 Embedded Cores Standardization of core Standard format Standard format Standard format Extension to Extension to test
More information1, 4,a) 1, 4 1, 4 1, , 4 3, 4 HPC HPC HPC Slurm 1. HPC Tianhe MW MW [1] MW CREST a)
Title 電力制約を考慮した資源管理を行うリソースマネージャの実装と評価 Author(s) 坂本, 龍一 ; タン, カオ ; 和, 遠 ; 近藤, 正章 ; 深沢, 圭田, 将嗣 ; 稲富, 雄一 ; 井上, 弘士 Citation 情報処理学会研究報告 = IPSJ SIG Technical Rep 2015-HPC-151(1): 1-8 Issue Date 2015-09-23 URL
More informationGPU n Graphics Processing Unit CG CAD
GPU 2016/06/27 第 20 回 GPU コンピューティング講習会 ( 東京工業大学 ) 1 GPU n Graphics Processing Unit CG CAD www.nvidia.co.jp www.autodesk.co.jp www.pixar.com GPU n GPU ü n NVIDIA CUDA ü NVIDIA GPU ü OS Linux, Windows, Mac
More information16.16%
2017 (411824) 16.16% Abstract Multi-core processor is common technique for high computing performance. In many multi-core processor architectures, all processors share L2 and last level cache memory. Thus,
More information平成20年5月 協会創立50年の歩み 海の安全と環境保全を目指して 友國八郎 海上保安庁 長官 岩崎貞二 日本船主協会 会長 前川弘幸 JF全国漁業協同組合連合会 代表理事会長 服部郁弘 日本船長協会 会長 森本靖之 日本船舶機関士協会 会長 大内博文 航海訓練所 練習船船長 竹本孝弘 第二管区海上保安本部長 梅田宜弘
More information
PowerPoint プレゼンテーション
0 1 2 3 4 5 6 1964 1978 7 0.0015+0.013 8 1 π 2 2 2 1 2 2 ( r 1 + r3 ) + π ( r2 + r3 ) 2 = +1,2100 9 10 11 1.9m 3 0.64m 3 12 13 14 15 16 17 () 0.095% 0.019% 1.29% (0.348%) 0.024% 0.0048% 0.32% (0.0864%)
More information4.1 % 7.5 %
2018 (412837) 4.1 % 7.5 % Abstract Recently, various methods for improving computial performance have been proposed. One of these various methods is Multi-core. Multi-core can execute processes in parallel
More information- 1 - - 0.5%5 10 10 5 10 1 5 1
- - - 1 - - 0.5%5 10 10 5 10 1 5 1 - 2 - - - - A B A A A B A B B A - 3 - - 100 100 100 - A) ( ) B) A) A B A B 110 A B 13 - 4 - A) 36 - - - 5 - - 1 - 6-1 - 7 - - 8 - Q.15 0% 10% 20% 30% 40% 50% 60% 70%
More information無印良品のスキンケア
2 3 4 5 P.22 P.10 P.18 P.14 P.24 Na 6 7 P.10 P.22 P.14 P.18 P.24 8 9 1701172 1,400 1701189 1,000 1081267 1,600 1701257 2,600 1125923 450 1081250 1,800 1125916 650 1081144 1,800 1081229 1,500 Na 1701240
More informationEQUIUM EQUIUM S5010 1 1 1 2 3 4 2 1 2 3 2 3 1 2 3 4 5 6 7 8 4 1 2 3 5 1 2 1 2 3 4 5 6 7 6 1 3 7 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 4 5 6 7 8 1 1 2 3 4 10 1 11 12 1 13 14 1 15 1 16 1 1 17 1 2 18 3 1 4 5 19
More information! 行行 CPUDSP PPESPECell/B.E. CPUGPU 行行 SIMD [SSE, AltiVec] 用 HPC CPUDSP PPESPE (Cell/B.E.) SPE CPUGPU GPU CPU DSP DSP PPE SPE SPE CPU DSP SPE 2
! OpenCL [Open Computing Language] 言 [OpenCL C 言 ] CPU, GPU, Cell/B.E.,DSP 言 行行 [OpenCL Runtime] OpenCL C 言 API Khronos OpenCL Working Group AMD Broadcom Blizzard Apple ARM Codeplay Electronic Arts Freescale
More information「東京こどもネット・ケータイヘルプデスク(こたエール)」平成22年度相談実績の概要
734, 35% 62, 11% 84, 16% 530, 26% 235, 11% PC) 396, 73% 579, 28% ) (21 ) 2 3 4 5 6 7 8 9 10 11 12 13 200 150 100 22 182 200 150 100 22 50 54 PC 49 52 PC 50 41 14 17 1 1 4 16 3 6 14 180 250 200 150 235
More information2014-11.key
2014-11 1 2 3 4 5 7 8 9 10 11 12 PC 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 46 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68
More information6 30 2005 10 1 65 2,682 00 21.9 481 1 2,776 21.0 15 1,740 00 5.8 107 13.6 40 2025 24.2-0 - -1 - -2 - -3 - -4 - -5 - -6 - -7 - -8- -9 - - 10 - -11 - - 12 - - 13-10 11 59 4 59 3 10 17 - 14 - - 15 - - 16
More informationRAID RAID 0 RAID 1 RAID 5 RAID * ( -1) * ( /2) * RAID A. SATA SSD B. BIOS SATA ( 1) C. RAID BIOS RAID D. RAID/AHCI 2 SATA SSD ( 1) ( ( 3) 2
RAID SATA... 2 RAID/AHCI... 16 Intel Optane... 19 Intel Virtual RAID on CPU Intel VROC... 21 RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * ( -1) * ( /2) * RAID A. SATA SSD B. BIOS SATA ( 1) C. RAID BIOS
More informationMicrosoft PowerPoint - GPU_computing_2013_01.pptx
GPU コンピューティン No.1 導入 東京工業大学 学術国際情報センター 青木尊之 1 GPU とは 2 GPGPU (General-purpose computing on graphics processing units) GPU を画像処理以外の一般的計算に使う GPU の魅力 高性能 : ハイエンド GPU はピーク 4 TFLOPS 超 手軽さ : 普通の PC にも装着できる 低価格
More informationLinux @ S9 @ CPU #0 CPU #1 FIB Table Neighbor Table 198.51.100.0/24 fe540072d56f 203.0.113.0/24 fe54003c1fb2 TX Ring TX Ring TX Buf. Dsc. RX Buf. Dsc. TX Buf. Dsc. RX Buf. Dsc. Packet NIC #0 NIC #1 CPU
More informationï ñ ö ò ô ó õ ú ù n n ú ù ö ò ô ñ ó õ ï
ï ñ ö ò ô ó õ ú ù n n ú ù ö ò ô ñ ó õ ï B A C Z E ^ N U M G F Q T H L Y D V R I J [ R _ T Z S Y ^ X ] [ V \ W U D E F G H I J K O _ K W ] \ L M N X P S O P Q @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ r r @ @
More informationH1-H4_0906 [更新済み]
0570-016-100 Q&A 0570-016-100 1 2 3 4 5 1 23 123 0570-064-717 1 2 3 0570-016-100 0570-016-100 3 1 2 Q&A Q &A After Before After Before After Before After Before Before After Before Before After
More information5 11 3 1....1 2. 5...4 (1)...5...6...7...17...22 (2)...70...71...72...77...82 (3)...85...86...87...92...97 (4)...101...102...103...112...117 (5)...121...122...123...125...128 1. 10 Web Web WG 5 4 5 ²
More information電力線重畳型機器認証技術
1 電力線重畳型認証技術 RFID over Power Line System ソニー株式会社コーポレート R&D 新規事業創出部門ホームエネルギーネットワーク事業開発部 和城賢典 2012 年 4 月 17 日 2 内容 イントロダクション 基本構造 測定結果 EV 充電スタンドへの取り組み 3 内容 イントロダクション 基本構造 測定結果 EV 充電スタンドへの取り組み 4 RFID の原理
More information2 5 6 9 19 20 23 31 32 35 39 40 41 47 48 51 52 55 1 2 1 2 3 3 4 1 2 3 4 5 5 1 2 3 6 4 5 6 7 7 8 8 1 2 3 9 4 5 6 7 8 10 9 10 11 11 1 2 3 4 12 5 6 7 8 13 1 2 14 3 4 15 1 2 3 4 16 5 17 18 19 1 2 20 1 2 3
More informationmain.dvi
GameDeep GameDeep Game is (not) social /... 3 /... 11 /... 17 AMD : 2013 /... 21 GameDeep Propaganding License GameDeep GameDeep 2 Game is (not) social Not Social : 3 GameDeep 4 Game is (not) social Game
More informationMATLAB® における並列・分散コンピューティング ~ Parallel Computing Toolbox™ & MATLAB Distributed Computing Server™ ~
MATLAB における並列 分散コンピューティング ~ Parallel Computing Toolbox & MATLAB Distributed Computing Server ~ MathWorks Japan Application Engineering Group Takashi Yoshida 2016 The MathWorks, Inc. 1 System Configuration
More information2 1997 1M SRAM 1 25 ns 1 100 250 1,000 DRAM 60 120 ns 50 5 10 50 10 20 ms 5,000,000 0.1 0.2 1
1 2 1997 1M SRAM 1 25 ns 1 100 250 1,000 DRAM 60 120 ns 50 5 10 50 10 20 ms 5,000,000 0.1 0.2 1 CPU 1 1 2 2 n CPU SRAM DRAM CPU 3 4 5 6 7 N+ N+ P SRAM DRAM 8 Computer Architecture 9 DRAM 3 4 10 11 Ta 2
More informationVer. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,
PowerEdge T630 Contents RAID /RAID & PCIe GPU OS v3.8 Apr. 2017 P3-5 P6 P7 P8-9 P10-11 P12-16 P17-79 P80-85 P86-87 P88-90 P90 P91-92 P93-96 P97-100 P101-107 P107-108 P109-110 2017 4 28 2016 4 22 Ver. 3.8
More information01 カラーリバーサル現像 NEW
ブローニー 6 6 6 4.5 ブローニー 6 7 6 8 9 ブローニー 6 6 6 4.5 ブローニー 6 7 6 8 9 ブローニー 6 6 6 4.5 ブローニー 6 7 6 8 9 2339 1654 3307 2339 4000 2803 3291 2677 3441 4252 4000 6000 3803 2591 1362 945 1630 1268 1929 1543 2323
More information5 1 2 3 4 5 6 7 8 9 10 1 Quick Boot 1st Boot Device 2nd Boot Device 3rd Boot Device Network Boot Initial Display Mode S.M.A.R.T. for Hard Disks BootUp Num-Lock Password Check CPU Serial Number System BIOS
More informationフカシギおねえさん問題の高速計算アルゴリズム
JST ERATO 2013/7/26 Joint work with 1 / 37 1 2 3 4 5 6 2 / 37 1 2 3 4 5 6 3 / 37 : 4 / 37 9 9 6 10 10 25 5 / 37 9 9 6 10 10 25 Bousquet-Mélou (2005) 19 19 3 1GHz Alpha 8 Iwashita (Sep 2012) 21 21 3 2.67GHz
More informationVLSI工学
2008//5/ () 2008//5/ () 2 () http://ssc.pe.titech.ac.jp 2008//5/ () 3!! A (WCDMA/GSM) DD DoCoMo 905iP905i 2008//5/ () 4 minisd P900i SemiConsult SDRAM, MPEG4 UIMIrDA LCD/ AF ADC/DAC IC CCD C-CPUA-CPU DSPSRAM
More informationMvk-xf6k.pm6
1 2 3 MVK-XF6K 25 1 2 26 MVK-XF6K 3 MVK-XF6K 27 1 2 3 4 28 MVK-XF6K 1 2 3 4 MVK-XF6K 29 1 2 30 MVK-XF6K 1 2 MVK-XF6K 31 1 2 32 MVK-XF6K 3 4 MVK-XF6K 33 MEMO STANDARD COMS SETUP BIOS FEATURES SETUP BIOS
More informationMicrosoft Word - PowerEdge_M-Series_Competitive_Power_Study_-_August_2010[1]_j.docx
: John Beckett Robert Bradfield 2010 Dell Inc. 2010 All rights reserved. Dell DELL DELL PowerEdge Dell Inc. Microsoft Windows Windows Server Microsoft Corporation SPEC SPECpower_ssj Standard Performance
More informationPo w eredge M000e Index? & 00% 5 32CPU 256 0U PowerEdge M000e PowerEdge M000eI/O 6
PowerEdge M Designed for Efficiency Built to reduce total economic impact. PowerEdge M000e PowerEdge M90 / M70 / M70HD / M60 / M60x Xeon 2 9 0 3 4 2 5 6 3 4 7 8 5 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Po
More information26102 (1/2) LSISoC: (1) (*) (*) GPU SIMD MIMD FPGA DES, AES (2/2) (2) FPGA(8bit) (ISS: Instruction Set Simulator) (3) (4) LSI ECU110100ECU1 ECU ECU ECU ECU FPGA ECU main() { int i, j, k for { } 1 GP-GPU
More informationSlides: TimeGraph: GPU Scheduling for Real-Time Multi-Tasking Environments
計算機アーキテクチャ第 11 回 マルチプロセッサ 本資料は授業用です 無断で転載することを禁じます 名古屋大学 大学院情報科学研究科 准教授加藤真平 デスクトップ ジョブレベル並列性 スーパーコンピュータ 並列処理プログラム プログラムの並列化 for (i = 0; i < N; i++) { x[i] = a[i] + b[i]; } プログラムの並列化 x[0] = a[0] + b[0];
More information23 Fig. 2: hwmodulev2 3. Reconfigurable HPC 3.1 hw/sw hw/sw hw/sw FPGA PC FPGA PC FPGA HPC FPGA FPGA hw/sw hw/sw hw- Module FPGA hwmodule hw/sw FPGA h
23 FPGA CUDA Performance Comparison of FPGA Array with CUDA on Poisson Equation (lijiang@sekine-lab.ei.tuat.ac.jp), (kazuki@sekine-lab.ei.tuat.ac.jp), (takahashi@sekine-lab.ei.tuat.ac.jp), (tamukoh@cc.tuat.ac.jp),
More informationmobicom.dvi
13Dynamic Voltage Scaling on a Low-Power Microprocessor Johan Pouwelse 5 Koen Langendoen Henk Sips Faculty of Information Technology and Systems Delft University of Technology, The Netherlands 1 78724
More informationEQUIUM EQUIUM S5010 1
EQUIUM EQUIUM S5010 1 1 1 2 3 4 2 1 2 3 2 3 1 2 3 4 5 6 7 4 1 2 5 1 2 6 1 7 1 2 3 4 5 6 7 1 2 3 4 5 6 3 7 8 9 1 2 3 4 4 5 6 7 8 1 1 2 3 4 10 1 11 12 1 13 14 1 15 16 1 1 2 3 17 1 2 3 18 4 5 6 1 19 1 2 3
More informationHPC (pay-as-you-go) HPC Web 2
,, 1 HPC (pay-as-you-go) HPC Web 2 HPC Amazon EC2 OpenFOAM GPU EC2 3 HPC MPI MPI Courant 1 GPGPU MPI 4 AMAZON EC2 GPU CLUSTER COMPUTE INSTANCE EC2 GPU (cg1.4xlarge) ( N. Virgina ) Quadcore Intel Xeon 5570
More informationGPGPU
GPGPU 2013 1008 2015 1 23 Abstract In recent years, with the advance of microscope technology, the alive cells have been able to observe. On the other hand, from the standpoint of image processing, the
More informationRAID RAID 0 RAID 1 RAID 5 RAID * ( -1) * ( /2) * RAID A. SATA B. BIOS SATA ( 1) C. RAID BIOS RAID D. SATA RAID/AHCI 2 SATA M.2 SSD ( 2) ( (
RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * ( -1) * ( /2) * RAID A. SATA B. BIOS SATA ( 1) C. RAID BIOS RAID D. SATA RAID/AHCI 2 SATA M.2 SSD ( 2) ( ( 3) 2 ) Windows USB 1 SATA A. SATA SATA Intel SATA
More informationメモリ階層構造を考慮した大規模グラフ処理の高速化
, CREST ERATO 0.. (, CREST) ERATO / 8 Outline NETAL (NETwork Analysis Library) NUMA BFS raph500, reenraph500 Kronecker raph Level Synchronized parallel BFS Hybrid Algorithm for Parallel BFS NUMA Hybrid
More informationFabHetero FabHetero FabHetero FabCache FabCache SPEC2000INT IPC FabCache 0.076%
2013 (409812) FabHetero FabHetero FabHetero FabCache FabCache SPEC2000INT 6 1000 IPC FabCache 0.076% Abstract Single-ISA heterogeneous multi-core processors are increasing importance in the processor architecture.
More information1重谷.PDF
RSCC RSCC RSCC BMT 1 6 3 3000 3000 200310 1994 19942 VPP500/32PE 19992 VPP700E/128PE 160PE 20043 2 2 PC Linux 2048 CPU Intel Xeon 3.06GHzDual) 12.5 TFLOPS SX-7 32CPU/256GB 282.5 GFLOPS Linux 3 PC 1999
More information586 HEMS 1 HEMS Table 1 Various comparisons of Smart Tap HEMS. HEMS HEMS 1 HEMS HEMS PLC Power Line Communication EL HEMS 2) 3) Bluetooth 4),5) ZigBee
Vol. 52 No. 2 585 595 (Feb. 2011) HEMS 1 2 2 3 1 ZigBee HEMS Home Energy Management System HEMS HEMS ZigBee HEMS Development and Evaluation of Easy-HEMS for Indication Using Wireless Sensor Networks Keiichi
More informationVer. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,,
PowerEdge R730xd Contents RAID /RAID & P3-6 PCIe P112-122 P123-125 P126-129 P130-133 OS P134-140 P140-141 P142-143 P7 P8 P9 P10-11 P12-17 P18-110 P111 v3.8 Apr. 2017 2017 4 28 2016 4 22 Ver. 3.8 Ver. 1.0
More information情報処理学会研究報告 IPSJ SIG Technical Report Vol.2013-HPC-139 No /5/29 Gfarm/Pwrake NICT NICT 10TB 100TB CPU I/O HPC I/O NICT Gf
Gfarm/Pwrake NICT 1 1 1 1 2 2 3 4 5 5 5 6 NICT 10TB 100TB CPU I/O HPC I/O NICT Gfarm Gfarm Pwrake A Parallel Processing Technique on the NICT Science Cloud via Gfarm/Pwrake KEN T. MURATA 1 HIDENOBU WATANABE
More information2004年度版「労働組合の会計税務に係る実務マニュアル」の販売について
URL http://www.rofuku.net 7/17/14 7/127/28 7/268/11 8/12 ( ) FAX ( ) ( ) ( ) @ ( ) ( ) @ ( ) ( ) @ ( ) ( ) @ ( ) ( ) @ (1) YES NO NO YES 1,000 NO YES NO YES YES NO 1,000 YES 5,000 NO NO YES NO YES
More information1 GPU GPGPU GPU CPU 2 GPU 2007 NVIDIA GPGPU CUDA[3] GPGPU CUDA GPGPU CUDA GPGPU GPU GPU GPU Graphics Processing Unit LSI LSI CPU ( ) DRAM GPU LSI GPU
GPGPU (I) GPU GPGPU 1 GPU(Graphics Processing Unit) GPU GPGPU(General-Purpose computing on GPUs) GPU GPGPU GPU ( PC ) PC PC GPU PC PC GPU GPU 2008 TSUBAME NVIDIA GPU(Tesla S1070) TOP500 29 [1] 2009 AMD
More information(1)
~ ~ NO YES ~ ( NO YES ) YES NO NO YES ~ ( NO YES ) YES NO 1 1 NO 2 NO 2YES YES 1 (1) 25 26 2 3 () () () () 4 () () 5 6 () 7 () 8 9 1-3-1 10 3 11 12 ~1. (1) () () (2) (3) () (4) () () (5) (6) (7) (1) (2)
More informationInput image Initialize variables Loop for period of oscillation Update height map Make shade image Change property of image Output image Change time L
1,a) 1,b) 1/f β Generation Method of Animation from Pictures with Natural Flicker Abstract: Some methods to create animation automatically from one picture have been proposed. There is a method that gives
More informationCP-PACS CP-PACS CP-PACS : 2048PU+128IOU 614GFLOPS peak 128GByte memory 1058GByte disk 1992 1996 SR2201 : 1996 8 9 CP-PACS Top 500 List ranking No. 1 November 1996 Linpack 368.2Gflops No. 24 Novermber 1999
More informationuntitled
13 50 15 6.0 0.25 220 23 92 960 16 16 3.9 3.9 12.8 83.3 7 10 1150 90 1035 1981 1850 4700 4700 15 15 1150 1150 10 12 31 1.5 3.7%(224 ) 1.0 1.5 25.4%(1522 ) 0.7 30.6 1835 ) 0.7 1.0 40.3 (2421 ) 7.3
More informationVer. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,,
PowerEdge R730 Contents RAID /RAID & PCIe GPU OS P3-5 P6 P7 P8 P9-10 P11-16 P17-55 P56 P57-66 P67-69 P70-72 P72 P73 P74-77 P78-81 P82-88 P88-89 P90-91 V3.8 Apr. 2017 2017 4 28 2016 4 22 Ver. 3.8 Ver. 1.0
More information1 2
1 1 2 1 2 3 4 5 3 2 3 4 4 1 2 3 4 5 5 5 6 7 8 1 1 2 1 10 1 3 1 11 2 12 2 3 1 13 2 14 2 3 1 15 2 16 2 3 1 17 2 1 2 3 4 5 18 2 6 7 8 3 1 1 2 19 2 20 2 3 1 21 2 22 2 3 1 23 2 24 2 3 1 25 2 26 2 3 1 27 2 28
More information5 1 2 3 4 5 6 7 8 9 10 11 12 1 132 CMOS Setup Utility - Copyright (C) 1984-2000 Award Software Power Management Setup ACPI Suspend Type S3 (STR) Power Management User Define Video Off Method DPMS Video
More information94
4 1 2 3 4 5 6 7 8 9 10 11 12 94 4 95 1 2 3 4 96 5 5 4 97 98 1 2 3 4 99 4 100 5 6 1 2 4 101 1 2 3 4 5 1 2 3 4 102 1 2 3 4 4 103 1 2 104 1 2 3 4 4 5 105 1 2 106 4 107 108 1 2 3 4 4 109 1 2 3 4 110 1 2 3
More informationuntitled
PC murakami@cc.kyushu-u.ac.jp muscle server blade server PC PC + EHPC/Eric (Embedded HPC with Eric) 1216 Compact PCI Compact PCIPC Compact PCISH-4 Compact PCISH-4 Eric Eric EHPC/Eric EHPC/Eric Gigabit
More informationマルチコアPCクラスタ環境におけるBDD法のハイブリッド並列実装
2010 GPGPU 2010 9 29 MPI/Pthread (DDM) DDM CPU CPU CPU CPU FEM GPU FEM CPU Mult - NUMA Multprocessng Cell GPU Accelerator, GPU CPU Heterogeneous computng L3 cache L3 cache CPU CPU + GPU GPU L3 cache 4
More information27 YouTube YouTube UGC User Generated Content CDN Content Delivery Networks LRU Least Recently Used UGC YouTube CGM Consumer Generated Media CGM CGM U
YouTube 2016 2 16 27 YouTube YouTube UGC User Generated Content CDN Content Delivery Networks LRU Least Recently Used UGC YouTube CGM Consumer Generated Media CGM CGM UGC UGC YouTube k-means YouTube YouTube
More information2014年春 Power Systems テクニカル・セミナー POWER8超解説
Power Systems の優位性 8 と Xeon の比較 ビッグデータ / クラウド時代の ITインフラに向けたテクノロジー開発 2,400 億円の投資 9 5/5+ 130/90 nm 1.5 ~ 2.2 GHz デュアル Simultaneous Multi- Threading (SMT) Micro Partitioning 6/6+ 65/65 nm 3.5 ~ 5.0 GHz デュアル
More information05-01.知的文書処理技術.doc
31 5.1 5.1.1 FEP [76], [78], [88]-[92] [75] AI [76] [78], [92]. 5.1.2 5.1.2.1 JFK JFK grouping Table 5-1-1 Table 5-1-1Category of JFK Type Group G0 GJ GF GB JFK Type K J or JK F or FK JF or JFK parsing
More informationスライド 1
SoC -SWG ATE -SWG 2004 2005 1 SEAJ 2 VLSI 3 How can we improve manageability of the divergence between validation and manufacturing equipment? What is the cost and capability optimal SOC test approach?
More informationuntitled
13 Verilog HDL 16 CPU CPU IP 16 1023 2 reg[ msb: lsb] [ ]; reg [15:0] MEM [0:1023]; //16 1024 16 1 16 2 FF 1 address 8 64 `resetall `timescale 1ns/10ps module mem8(address, readdata,writedata, write, read);
More information160311_icm2015-muramatsu-v2.pptx
Linux におけるパケット処理機構の 性能評価に基づいた NFV 導 の 検討 村松真, 川島 太, 中 裕貴, 林經正, 松尾啓志 名古屋 業 学 学院 株式会社ボスコ テクノロジーズ ICM 研究会 2016/03/11 研究 的 VM 仮想 NIC バックエンド機構 仮想化環境 仮想スイッチ パケット処理機構 物理環境 性能要因を考察 汎 IA サーバ NFV 環境に適したサーバ構成を検討
More informationPowerEdge R730xd Contents RAID /RAID & P3-6 PCIe P P P P OS P P P P7 P8 P9 P10-11 P12-17 P P112
PowerEdge R730xd Contents RAID /RAID & P3-6 PCIe P113-123 P124-126 P127-130 P131-134 OS P135-139 P139-140 P141-142 P7 P8 P9 P10-11 P12-17 P18-111 P112 v4.11 Apr. 2018 2018 4 30 2016 4 22 Ver. 4.11 Ver.
More informationVer Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI
PowerEdge T630 Contents RAID /RAID & PCIe GPU OS V4.10 Mar.2018 P3-5 P6 P7 P8-9 P10-11 P12-16 P17-84 P85-90 P91-92 P93-95 P95 P96-97 P98-101 P102-105 P106-110 P110-111 P112-113 2018 3 30 2016 4 22 Ver.
More information