Microsoft Word - AK8857VQ_MS1189-J-01_ doc

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Microsoft Word - AK8857VQ_MS1189-J-01_ doc"

Transcription

1 AK8857VQ Dual Channel Digital Video Decoder AK8857VQ NTSC, PAL, SECAM S(Y/C) 2 ITU-R BT.601 Y, Cb, Cr ITU-R BT.656 NTSC-J,M, NTSC-4.43 / PAL-B,D,G,H,I,N, Nc, M, PAL-60 / SECAM 2 S(Y/C) 1 4ch 11-bit 54MHz ADC 1ch PGA ( 3dB +10dB) Auto Gain Control (AGC) Auto Color Control (ACC) IP ( ) (Contrast, Saturation, Brightness, Hue, Sharpness) 2 YC ITU-R BT.601 (4:2:2_8bit) ITU-R BT.656 (4:2:2_8bit _EAV/SAV )* 720x487, 720x576, WVGA, VGA, WQVGA, QVGA,,, ( ) VBID(CGMS-A) (CRCC ) ( ) WSS ( ) I2C V V 40 C 85 C 64 LQFP ITU-R BT

2 [1.]...6 [2.]...7 [3.]...8 [4.]...13 [4.1.]...13 [4.2.]...13 [4.3.]DC...14 [4.4.]...15 [4.5.]...15 [4.6.]...16 [5.]AC...17 [5.1.]...17 [5.2.] (DTCLK )...17 [5.3.]...18 [5.4.] ( )...18 [5.5.] /...19 [5.6.]...20 [5.7.]I2C...21 [5.7.1.] [5.7.2.] [6.]...22 [6.1.]...22 [6.2.],...23 [6.2.1.]...23 [6.2.2.]...23 [6.3.] ( )...25 [6.3.1.]720x487, 720x576(ITU-R BT.601)...26 [6.3.2.]640x480(VGA)...26 [6.3.3.]800x480(WVGA)...27 [6.3.4.]320x240(QVGA)...27 [6.3.5.]400x240(WQVGA), 400x234(EGA)...27 [6.3.6.]480x240(WEGA1), 480x234(WEGA2)...28 [6.3.7.] [6.3.8.] (60frm/sec) *...30 [6.3.9.] (30frm/sec) (ODD ) *...31 [ ] (30frm/sec) (EVEN ) *..32 [ ] [ ] (60frm/sec)

3 [ ] (30frm/sec) (ODD )...35 [ ] (30frm/sec) (EVEN )...36 [ ] (ODD )...37 [ ] (EVEN )...38 [ ] [ ] (60frm/sec) *...40 [ ] (30frm/sec) (ODD )*...41 [ ] (30frm/sec) (EVEN )*...42 [ ] [ ] (60frm/sec) *...44 [ ] (30frm/sec) (ODD )*...45 [ ] (30frm/sec) (EVEN )*...46 [ ] (ODD )...47 [ ] (EVEN )...48 [6.4.]...49 [6.5.]...50 [6.6.]...51 [6.7.]...52 [6.8.]...55 [6.9.]...55 [6.10.]...56 [6.11.]VLOCK...57 [6.12.]Auto Gain Control (AGC)...58 [6.13.]Auto Color Control (ACC)...59 [6.14.]...59 [6.15.]Y/C...60 [6.16.]C...60 [6.17.]U/ V...61 [6.18.]...61 [6.19.]...62 [6.20.]...62 [6.21.]...62 [ ]EAV/SAV...62 [ ]...63 [6.22] Setup...64 [6.23.]PGA (Programable Gain Amp)...64 [6.24.]...65 [6.25.]...65 [6.26.]...66 [6.27.]

4 [ ]...68 [ ]...68 [ ] (Saturation)...69 [ ] (HUE)...69 [ ]...69 [ ]...70 [ ]...70 [6.28.]VBI Information...71 [6.29.]...72 [6.30.]...73 [7.]...74 [7.1.] I2C SLAVE Address...74 [7.2.] I2C...74 [7.2.1.] Write...74 [7.2.2.] Read...74 [8.]...75 [9.]...77 [9.1.] Channel Select Register (R/W) [Sub Address 0x00]...77 [9.2.] AFE Control Register (R/W) [Sub Address 0x01] ( )...79 [9.3.] Output Control Register (R/W) [Sub Address 0x02] ( )...80 [9.4.] Start and Delay Control Register (R/W) [Sub Address 0x03] ( )...81 [9.5.] Control 1 Register (R/W) [Sub Address 0x04] ( )...82 [9.6.] Control 2 Register (R/W) [Sub Address 0x05] ( )...83 [9.7.] Pedestal Level Control Register (R/W) [Sub Address 0x06] ( )...84 [9.8.] Color Killer Control Register (R/W) [Sub Address 0x07] ( )...85 [9.9.] Image Control Register (R/W) [Sub Address 0x08] ( )...86 [9.10.] High Slice Data Set Register (R/W) [Sub Address 0x09] ( )...87 [9.11.] Low Slice Data Set Register (R/W) [Sub Address 0x0A] ( )...87 [9.12.] PGA Control 1 Register (R/W) [Sub Address 0x0B]...88 [9.13.] PGA Control 2 Register (R/W) [Sub Address 0x0C]...88 [9.14.] Output Data Format A Register (R/W) [Sub Address 0x0D] (A )...89 [9.15.] Output Data Format B Register (R/W) [Sub Address 0x25] (B )...89 [9.16.] Video Standard A Register (R/W) [Sub Address 0x0E] (A )...90 [9.17.] Video Standard B Register (R/W) [Sub Address 0x26] (B )...90 [9.18.] NDMODE A Register (R/W) [Sub Address 0x0F] (A )...91 [9.19.] NDMODE B Register (R/W) [Sub Address 0x27] (B )...91 [9.20.] Output Pin Control 0 A Register (R/W) [Sub Address 0x10] (A )...92 [9.21.] Output Pin Control 0 B Register (R/W) [Sub Address 0x28] (B )...92 [9.22.] Output Pin Control 1 A Register (R/W) [Sub Address 0x11] (A )...93 [9.23.] Output Pin Control 1 B Register (R/W) [Sub Address 0x29] (B )

5 [9.24.] AGC & ACC A Control Register (R/W) [Sub Address 0x12] (A )...94 [9.25.] AGC & ACC B Control Register (R/W) [Sub Address 0x2A] (B )...94 [9.26.] Control 0 A Register (R/W) [Sub Address 0x13] (A )...95 [9.27.] Control 0 B Register (R/W) [Sub Address 0x2B] (B )...95 [9.28.] Contrast Control A Register (R/W) [Sub Address 0x14] (A )...96 [9.29.] Contrast Control B Register (R/W) [Sub Address 0x2C] (B )...96 [9.30.] Brightness Control A Register (R/W) [Sub Address 0x15] (A )...96 [9.31.] Brightness Control B Register (R/W) [Sub Address 0x2D] (B )...96 [9.32.] Saturation Control A Register (R/W) [Sub Address 0x16] (A )...97 [9.33.] Saturation Control B Register (R/W) [Sub Address 0x2E] (B )...97 [9.34.] HUE Control A Register (R/W) [Sub Address 0x17] (A )...97 [9.35.] HUE Control B Register (R/W) [Sub Address 0x2F] (B )...97 [9.36.] Request VBI Infomation A Register (R/W) [Sub Address 0x18] (A )...98 [9.37.] Request VBI Infomation B Register (R/W) [Sub Address 0x30] (B )...98 [9.38.] Status 1 A Register (R) [Sub Address 0x19] (A )...99 [9.39.] Status 1 B Register (R) [Sub Address 0x31] (B )...99 [9.40.] Status 2 A Register (R) [Sub Address 0x1A] (A ) [9.41.] Status 2 B Register (R) [Sub Address 0x32] (B ) [9.43.] Video Status A Register (R) [Sub Address 0x34] (B ) [9.44.] Closed Caption 1 A Register (R) [Sub Address 0x1D] (A ) [9.45.] Closed Caption 1 B Register (R) [Sub Address 0x35] (B ) [9.46.] Closed Caption 2 A Register (R) [Sub Address 0x1E] (A ) [9.47.] Closed Caption 2 B Register (R) [Sub Address 0x36] (B ) [9.48.] WSS 1 A Register (R) [Sub Address 0x1F] (A ) [9.49.] WSS 1 B Register (R) [Sub Address 0x37] (B ) [9.50.] WSS 2 A Register (R) [Sub Address 0x20] (A ) [9.51.] WSS 2 B Register (R) [Sub Address 0x38] (B ) [9.52.] Extended Data 1 A Register (R) [Sub Address 0x21] (A ) [9.53.] Extended Data 1 B Register (R) [Sub Address 0x39] (B ) [9.54.] Extended Data 2 A Register (R) [Sub Address 0x22] (A ) [9.55.] Extended Data 2 B Register (R) [Sub Address 0x3A] (B ) [9.56.] VBID 1 A Register (R) [Sub Address 0x23] (A ) [9.57.] VBID 1 B Register (R) [Sub Address 0x3B] (B ) [9.58.] VBID 2 A Register (R) [Sub Address 0x24] (A ) [9.59.] VBID 2 B Register (R) [Sub Address 0x3C] (B ) [9.60.] Device and Revision ID Register (R) [Sub Address 0x3D] [10.] [11.] [12.]

6 [1.] TEST0 TEST1 XTI XTO SELA SDA SCL PDN RSTN OE_A OE_B TEST LOGIC Clock Module PLL Microprocessor Interface DATA_A[7:0] _ACT_A _ACT_A AIN1 _A AIN2 AIN3 MUX CLAMP CLAMP AAF AAF MUX 11-bit ADC MUX Digital PGA1 Digital PGA2 Decimation Filter Decimation Filter Sync Separation Composite Decode x 2 Sync Separation or Y/C Docode x 1 Scaling & I/P Buffer _A DTCLK DATA_B[7:0] _ACT_B AIN4 _ACT_B _B _B VREF NSIG_A NSIG_B VRP VCOM VRN IREF AD AVSS DD DVSS PD1 PD2 DTCLK A DTCLK B -6-

7 [2.] DVSS PD1 DATA_B6 DATA_B5 DATA_B4 DATA_B3 DATA_B2 DATA_B1 DATA_B0 PD1 DVSS DD TEST0 TEST1 NSIG_B NSIG_A OE_B OE_A PD2 RSTN PDN SDA SCL SELA AD XTO AVSS XTI VRN IREF VRP VCOM DATA_B7 _ACT_B _ACT_B _B _B DTCLK PD1 _A _A _ACT_A _ACT_A DATA_A7 DATA_A6 PD1 DVSS DD DATA_A5 DATA_A4 DATA_A3 DATA_A2 DATA_A1 DATA_A0 PD1 DVSS AVSS AIN4 AD AIN3 AVSS AIN2 AD AIN1-7-

8 [3.] I/O 1 AIN1 A I 2 AD A P 3 AIN2 A I 4 AVSS A G 5 AIN3 A I 6 AD A P 7 AIN4 A I 8 AVSS A G 9 DVSS D G 10 PD1 P1 P I/O 11 DATA_A0 P1 12 DATA_A1 P1 13 DATA_A2 P1 14 DATA_A3 P1 15 DATA_A4 P1 16 DATA_A5 P1 O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) 17 DD D P 18 DVSS D G [ ] 39%( 8.19dB) 0.033uF NC [ ] 39%( 8.19dB) 0.033uF NC [ ] 39%( 8.19dB) 0.033uF NC [ ] 39%( 8.19dB) 0.033uF NC A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) -8-

9 I/O 19 PD1 P1 P I/O 20 DATA_A6 P1 21 DATA_A7 P1 22 _ACT_A P1 23 _ACT_A P1 24 _A P1 25 _A P1 O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) 26 PD1 P1 P I/O 27 DTCLK P1 O 28 _B P1 29 _B P1 30 _ACT_B P1 31 _ACT_B P1 O ( I ) O ( I ) O ( I ) O ( I ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A (Vertical Drive) / (Vertical Active) / OE_A / PDN / RSTN (*1) ( ) A (Horizontal Drive) / (Horizontal Active) / OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) A OE_A / PDN / RSTN (*1) ( ) I/F 27MHz 54MHz OE_A / OE_B / PDN / RSTN (*1) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B (Horizontal Drive) / (Horizontal Active) / OE_B / PDN / RSTN (*1) ( ) B (Vertical Drive) / (Vertical Active) / OE_B / PDN / RSTN (*1) ( ) -9-

10 I/O 32 DATA_B7 P1 O ( I ) 33 DVSS D G 34 PD1 P1 P I/O 35 DATA_B6 P1 36 DATA_B5 P1 37 DATA_B4 P1 38 DATA_B3 P1 39 DATA_B2 P1 40 DATA_B1 P1 41 DATA_B0 P1 O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) O ( I ) 42 PD1 P1 P I/O 43 DVSS D G 44 DD D P B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) B OE_B / PDN / RSTN (*1) ( ) 45 TEST0 P2 I DVSS 46 TEST1 P2 I DVSS 47 NSIG_B P2 48 NSIG_A P2 O ( I ) O ( I ) B Low : ( ) High : OE_B / PDN / RSTN (*1)( ) A Low : ( ) High : OE_A / PDN / RSTN (*1)( ) -10-

11 I/O 49 OE_B P2 I 50 OE_A P2 I B Output Enable L : B Hi-z (*2) H : OE_B Hi-z A Output Enable L : A Hi-z (*2) H : OE_A Hi-z 51 PD2 P2 P I/F 52 RSTN P2 I 53 PDN P2 I 54 SDA P2 I/O 55 SCL P2 I 56 SELA P2 I ( O ) 57 AD A P 58 XTO A O Hi-z L : H : Hi-z L : H : 59 AVSS A G 60 XTI A I 61 VRN A O 62 IREF A O I2C PD2 RSTN=L Hi-z SDA I2C PD2 PDN=L Hi-z SCL I2C PD2 : [0x8A] DVSS : [0x88] ( Output ) ( : 22pF ) 27MHz PDN=L AVSS AVSS ( : 22pF ) 27MHz 27MHz AD 0.1uF AVSS 6.8kΩ(±1% ) AVSS -11-

12 I/O 63 VRP A O 64 VCOM A O AD 0.1uF AVSS AD 0.1uF AVSS [ ] A: AD, D: DD, P1: PD1, P2: PD2 [I/O] I:, O:, I/O:, P:, G: (*1) OE_A, OE_B, PDN, RSTN OE_A, OE_B (*2) PDN RSTN Output1 (*2) Output2 (*2) L x x Hi-Z L H L x L L H H L L L H Default Data Out (*3) Default Data Out (*3) (*2) Output1 : (A ) DATA_A[7:0], _ACT_A, _ACT_A, _A, _A (B ) DATA_B[7:0], _ACT_B, _ACT_B, _B, _B DTCLK Output1 OE_A OE_B Low DTCLK Hi-Z Output2 : NSIG_A, NSIG_B (*3)AIN (Y=0x10, Cb/Cr=0x80) ( ) (OE_A=H OE_B=H) PDN=H -12-

13 [4.] [4.1.] AD, DD, PD1, PD2 A (VinA) P1 (VioP1) P2 (VioP2) (Iin) ( ) AD ( 2.2) V 0.3 PD ( 4.2) V (*1) 0.3 PD ( 4.2) V (*2) V V ma ºC (DVSS=AVSS) 0V( ) (AVSS, DVSS) (*1) DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B, DTCLK (*2) OE_A, OE_B, SELA, PDN, RSTN, SDA, SCL, NSIG_A, NSIG_B, TEST0, TEST1 [4.2.] (AD) (DD) V AD=DD I/O (PD1) I/F (PD2) V PD1 DD PD2 DD (Ta) ºC (DVSS=AVSS) 0V( ) (AVSS, DVSS) -13-

14 [4.3.]DC ( ) P2 H P2 L VPIH VPIL 0.8PD2 V *1 0.7PD2 V *2 0.2PD2 V *1 0.3PD2 V *2 XTI H VAIH 0.8AD V XTI L VAIL 0.2AD V IL ±10 ua P1 H VP1OH 0.8PD1 V IOH = 600uA P1 L VP1OL 0.2PD1 V IOL = 1mA P2 H VP2OH 0.8PD2 V IOH = 600uA P2 L VP2OL 0.2PD2 V IOL = 1mA I 2 C(SDA)L VOLC PD2 V IOLC = 3mA PD2 2.0V PD2 2.0V *1: < DD = 1.70V2.00V, DD PD1 2.70V, DD PD2 2.70V, Ta: 4085 C > *2: < DD = 1.70V2.00V, 2.70V PD1 3.60V, 2.70V PD2 3.60V, Ta: 4085 C > P2 SDA, SCL, SELA, OE_A, OE_B, PDN, RSTN, TEST0, TEST1 P1 DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B, DTCLK P2 NSIG_A, NSIG_B SDA -14-

15 [4.4.] (AD=1.8V, 25 C) VIMX V PP 0.6Vpp ADC RES 11 bit FS 27 MHz ADC 54MHz INL ±2.0 ±4.0 LSB FS=27MHz 0.5Vpp DNL ± S/N SN 54 db S/(N+D) SND 52 db ADC VCOM 0.96 V ADC VREF VRP 1.28 V ADC VREF VRN 0.64 V LSB FS=27MHz 0.5Vpp Fin=1MHz, FS=27MHz 0.5Vpp (Fin = AIN ) AAF(Anti-Aliasing Filter) Gp 1 +1 db 6MHz Gs db 27MHz [4.5.] (DD = AD = PD1 = PD2 = 1.8V, Ta = C ) (*1) ( ) IDD ma CVBS (2ch) (*2) IDD2 63 ma CVBS (1ch) (*2) IDD ma S(Y/C) (*2) AIDD 39 ma DIDD 34 ma I/O PIDD 13 ma ( ) SIDD 1 20 ua ASIDD 1 ua DSIDD 1 ua CVBS (2ch) Xtal CVBS (2ch) : CL=12pF, 24pF* (*DTCLK ) PDN=L(DVSS) (*3) I/O PSIDD 1 ua (*1)NTSC-J 100% (*2) A B (*3) OE_A OE_B RSTN -15-

16 [4.6.] f 0 27 MHz Δf / f ±100 ppm CL 15 pf Re 100 Ω (*1) CO 0.9 pf (Ta : 4085 ) XTI CXI 22 pf CL=15pF XTO CXO 22 pf CL=15pF (*1) Re = R1 x (1+CO/CL) 2 [R1]: Rf AK8857VQ XTI pin XTO pin Rd (* 2) CXI = 22pF CXO = 22pF (*2) (Rd) AK8857VQ AK

17 [5.]AC (DD=1.70V2.00V, PD1=DD3.60V, PD2=DD3.60V, 4085 ) CL=12pF, 24pF(DTCLK ) [5.1.] AK8857 fclk tclkl tclkh VIH 1/2 VIL CLK fclk 27 MHz CLK H tclkh 15 nsec CLK L tclkl 15 nsec ±100 ppm [5.2.] (DTCLK ) ,VGA, WVGA DTCLK fdtclk MHz ,VGA, WVGA fdtclk 0.5PD1-17-

18 [5.3.] DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B DTCLK 0.5PD1 tds tdh OUTPUT DATA 0.5PD1 DTCLK Output Data Setup Time Output Data Hold Time tds tdh 10 nsec 27MHz 5 nsec 54MHz 10 nsec 27MHz 5 nsec 54MHz [5.4.] ( ) RSTN VIL RESETTIMING fclk RSTN RESETTIMING 100 (3.7) CLK (usec) CLK * RSTN Low -18-

19 [5.5.] / PDN (PDN=Low) usec PDN (PDN=Hi) 5msec CLKIN RSTN RESs RESh VIH VIL PDN GND VIH PDN RESs 2048 (75.85) CLK (usec) PDN=Hi RSTN=Hi RESh 5 msec VIH/VIL * AD/DD PD1/PD2 PDN RSTN XTI VCOM,VRP,VRN : 5 ms (max) * PDN RESh 5ms(min) * -19-

20 [5.6.] / (*1) PDN =Low 100msec D PDN PWUPTIME RSTN VIL VREF RESPON POWERUP TIME PWUPTIME 100 msec RSTN RESPON 5 msec (*1) -20-

21 [5.7.]I2C (DD=1.70V2.00V, PD1=DD3.60V, PD2=DD3.60V, 4085 ) [5.7.1.] 1 tbuf t : STA tr tf tsu : STO SDA VIH VIL tf tr SCL VIH VIL tlow tsu : STA Bus Free Time tbuf 1.3 usec Hold Time (Start Condition) t:sta 0.6 usec Clock Pulse Low Time tlow 1.3 usec Signal Rise Time tr 300 nsec Signal Fall Time tf 300 nsec Setup Time(Start Condition) tsu:sta 0.6 usec Setup Time(Stop Condition) tsu:sto 0.6 usec I2C I2C I2C [5.7.2.] 2 t : DAT SDA VIH VIL thigh SCL VIH VIL TSU : DAT Data Setup Time tsu:dat 100(*1) nsec Data Hold Time t:dat (*2) usec Clock Pulse High Time thigh 0.6 usec (*1)I2C tsu:dat 250nSec (*2)AK8857 tlow (tlow= ) -21-

22 [6.] [6.1.] AK8857 4ch (CVBS) S(Y/C) AINSEL[4:0] AK8857 2ch A B (Sub-Address 0x00[4:0]) Analog Select[4:0] Definition A B [AINSEL4: AINSEL0] [00000]: [A]: AIN1(CVBS) [B]: AIN4(CVBS) [00001]: [A]: AIN1(CVBS) [B]: AIN3(CVBS) [00010]: [A]: AIN1(CVBS) [B]: AIN2(CVBS) [00011]: [A]: AIN1(CVBS) [B]: AIN1(CVBS) [00100]: [A]: AIN1(CVBS) [B]: [00101]: [A]: AIN2(CVBS) [B]: AIN4(CVBS) [00110]: [A]: AIN2(CVBS) [B]: AIN3(CVBS) [00111]: [A]: AIN2(CVBS) [B]: AIN2(CVBS) [01000]: [A]: AIN2(CVBS) [B]: AIN1(CVBS) [01001]: [A]: AIN2(CVBS) [B]: [01010]: [A]: AIN3(CVBS) [B]: AIN4(CVBS) [01011]: [A]: AIN3(CVBS) [B]: AIN3(CVBS) [01100]: [A]: AIN3(CVBS) [B]: AIN2(CVBS) [01101]: [A]: AIN3(CVBS) [B]: AIN1(CVBS) [01110]: [A]: AIN3(CVBS) [B]: [01111]: [A]: AIN4(CVBS) [B]: AIN4(CVBS) [10000]: [A]: AIN4(CVBS) [B]: AIN3(CVBS) [10001]: [A]: AIN4(CVBS) [B]: AIN2(CVBS) [10010]: [A]: AIN4(CVBS) [B]: AIN1(CVBS) [10011]: [A]: AIN4(CVBS) [B]: [10100]: [A]: [B]: AIN4(CVBS) [10101]: [A]: [B]: AIN3(CVBS) [10110]: [A]: [B]: AIN2(CVBS) [10111]: [A]: [B]: AIN1(CVBS) [11000]: [A]: AIN1(Y) / AIN3(C) [B]: [11001]: [A]: AIN1(Y) / AIN3(C) [B]: AIN1(Y) / AIN3(C) [11010]: [A]: AIN2(Y) / AIN4(C) [B]: [11011]: [A]: AIN2(Y) / AIN4(C) [B]: AIN2(Y) / AIN4(C) [11100]: [A]: [B]: AIN1(Y) / AIN3(C) [11101]: [A]: [B]: AIN2(Y) / AIN4(C) Low DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B, NSIG_A, NSIG_B OE_A, OE_B, PDN, RSTN -22-

23 [6.2.], [6.2.1.] AK8857 AD ( ) フィルター特性 ±1dB ( 6MHz ) 35dB ( 27MHz ).Typical Gain[dB] Frequency[MHz] [6.2.2.] AK8857 AK8857 ( ) AK8857 S(Y/C) (Y ) AK8857 Y AK8857 ( ) (C ) AK8857 C Y ( ) Y CVBS C -23-

24 CLPWIDTH[1:0] (Sub-Address 0x01[7:6]) CLPWIDTH[1:0]-bit [00] 296nsec ( ) [01] 593nsec [10] 1.1usec [11] 2.2usec CLPSTAT[1:0] CLPSTAT[1:0]-bit [00] ( ) [01] (1/128)H [10] (2/128)H [11] (1/128)H (Sub-Address 0x01[5:4]) CLPSTAT[1:0] = 00 CLPWIDTH[1:0] CLPSTAT[1:0] = 01 1/128H CLPSTAT[1:0] = 11 1/128H CLPSTAT[1:0] = 10 2/128H CLPG[1:0] (Sub-Address 0x01[1:0]) CLPG[1:0]-bit [00] Min. [01] Middle 1 ( ) [10] Middle 2 [11] Max. Middle 1 = (Min. x 3 ) Middle 2 = (Min. x 5 ) Max. = (Min. x 7 ) UDG[1:0] (Sub-Address 0x01[3:2]) UDG[1:0]-bit [00] Min. ( ) [01] Middle 1 [10] Middle 2 [11] Max. Middle 1 = (Min. x 2 ) Middle 2 = (Min. x 3 ) Max. = (Min. x 4 ) ADC -24-

25 [6.3.] ( ) AK8857 (Sub-Address 0x0D, 0x25[4:0]) 525 NTSC-M, J, NTSC-4.43, PAL-M, PAL PAL-B,D,G,H,I,N, PAL-Nc SECAM 720x487 (ITU-R BT.601) 800x480 (WVGA) 640x480 (VGA) 27MHz 54MHz (*1) 27MHz 54MHz (*1) 27MHz 54MHz (*1) 400x240 (WQVGA) 27MHz (*2) 320x240 (QVGA) 27MHz (*2) 400x234(EGA) 27MHz (*2) 480x240(WEGA1) 27MHz (*2) 480x234(WEGA2) 27MHz (*2) 720x576 (ITU-R BT.601) 800x480 (WVGA) 640x480 (VGA) 27MHz 54MHz (*1) 27MHz 54MHz (*1) 27MHz 54MHz (*1) 400x240 (WQVGA) 27MHz (*2) 320x240 (QVGA) 27MHz (*2) 400x234(EGA) 27MHz (*2) 480x240(WEGA1) 27MHz (*2) 480x234(WEGA2) 27MHz (*2) (*1) 30frm/sec* 60frm/sec* (*2) *frm/sec 1-25-

26 1 1 EAV 625 [6.3.1.]720x487, 720x576(ITU-R BT.601) 128CLK 244CLK (264CLK) 1440CLK 32CLK (24CLK) [6.3.2.]640x480(VGA) 128CLK 324CLK (344CLK) 1280CLK 112CLK (104CLK) -26-

27 [6.3.3.]800x480(WVGA) 84CLK (104CLK) [6.3.4.]320x240(QVGA) 128CLK 1600CLK 32CLK (24CLK) 128CLK 644CLK (664CLK) [6.3.5.]400x240(WQVGA), 400x234(EGA) 640CLK 432CLK (424CLK) 128CLK 564CLK (584CLK) 800CLK 352CLK (344CLK) -27-

28 [6.3.6.]480x240(WEGA1), 480x234(WEGA2) 128CLK 484CLK (504CLK) 960CLK 272CLK (264CLK) 1-28-

29 [6.3.7.] EVEN ODD ODD EVEN

30 [6.3.8.] (60frm/sec) * A B C D A B C D *ODD/ EVEN

31 [6.3.9.] (30frm/sec) (ODD ) * A B C D A B C D *

32 [ ] (30frm/sec) (EVEN ) * A B C D A B C D *

33 [ ] EVEN ODD ODD EVEN

34 [ ] (60frm/sec) A B C D A B C D -34-

35 [ ] (30frm/sec) (ODD ) A B C D A B C D -35-

36 [ ] (30frm/sec) (EVEN ) A B C D A B C D -36-

37 [ ] (ODD ) EVEN ODD ODD EVEN (, [High] ) -37-

38 [ ] (EVEN ) EVEN ODD ODD EVEN (, [High] ) -38-

39 [ ] EVEN ODD ODD EVEN

40 [ ] (60frm/sec) * A B C D A B C D * ODD/ EVEN VBIL[2:0] [001] -40-

41 [ ] (30frm/sec) (ODD )* A B C D A B C D * VBIL[2:0] [001] -41-

42 [ ] (30frm/sec) (EVEN )* A B C D A B C D * VBIL[2:0] [001] -42-

43 [ ] EVEN ODD ODD EVEN ( [High] ) EAV SAV -43-

44 [ ] (60frm/sec) * A B C D A B C D ( [High] ) EAV SAV * ODD/ EVEN VBIL[2:0] [001] -44-

45 [ ] (30frm/sec) (ODD )* A B C D A B C D ( [High] ) EAV SAV * VBIL[2:0] [001] -45-

46 [ ] (30frm/sec) (EVEN )* A B C D A B C D ( [High] ) EAV SAV * VBIL[2:0] [001] -46-

47 [ ] (ODD ) EVEN ODD ODD EVEN ( [High] ) EAV SAV (, [High] ) -47-

48 [ ] (EVEN ) EVEN ODD ODD EVEN ( [High] ) EAV SAV (, [High] ) -48-

49 [6.4.] AK8857 NTSC-M, J / NTSC-4.43 / PAL-B, D, G, H, I, N / PAL-Nc / PAL-M / PAL-60 / SECAM VSCF[1:0]-bit VSCF[1:0]-bit (MHz) [00] NTSC-M,J [01] PAL-M [10] PAL-Nc [11] (Sub-Address 0x0E, 0x26[1:0]) PAL-B,D,G,H,I,N, NTSC-4.43, PAL-60 SECAM* * SECAM VSCF[1:0] [11] VCEN[1:0]-bit (Sub-Address 0x0E, 0x26[3:2]) VCEN[1:0]-bit [00] NTSC [01] PAL [10] SECAM [11] Reserved VLF-bit 1 (Sub-Address 0x0E, 0x26[4]) VLF-bit (Lines) [0] 525 NTSC-M,J, NTSC-4.43, PAL-M, PAL-60 [1] 625 PAL-B,D,G,H,I,N,Nc, SECAM BW-bit (Sub-Address 0x0E, 0x26[5]) BW-bit [0] ( OFF) [1] ( ON) AD YC Cb/Cr 0x80(601 ) S(Y/C) SETUP-bit Setup SETUP-bit SETUP [0] Setup [1] Setup 7.5IRE Setup Setup : Y=(Y 7.5)/0.925 : U=U/0.925, V=V/0.925 (Sub-Address 0x0E, 0x26[6]) -49-

50 [6.5.] AUTODET-bit (Sub-Address 0x0E, 0x26[7]) AUTODET-bit [0] OFF [1] ON 525 / NTSC / PAL / SECAM * / * ON(Sub-Address0x07[7]=1) AK8857 Video Status Register ( ) NTSC-M,J / NTSC-4.43 / PAL-B,D,G,H,I,N / PAL-M / PAL-Nc / PAL-60 / SECAM NTSC-M NTSC-J PAL-B,D,G,H,I,N ( ) VLOCK(Sub-Address0x03[7]=1) -50-

51 [6.6.] AK8857 NDMODE Register (Sub-Address 0x0F, 0x27[7:0]) Register Name R/W Definition NDPALM No Detect PAL-M bit R/W NDPALNC No Detect PAL-Nc bit R/W NDSECAM No Detect SECAM bit R/W [0] : PAL-M [1] : PAL-M [0] : PAL-Nc [1] : PAL-Nc [0] : SECAM [1] : SECAM Reserved Reserved R/W Reserved NDNTSC443 No Detect NTSC-4.43 bit R/W NDPAL60 No Detect PAL-60 bit R/W ND525L No Detect 525Line bit R/W ND625L No Detect 625Line bit R/W [0] : NTSC-4.43 [1] : NTSC-4.43 [0] : PAL-60 [1] : PAL-60 [0] : 525Line [1] : 525Line [0] : 625Line [1] : 625Line [1] NDNTSC443(bit 4) NDPAL60(bit 5) [1] [2] ND525L(bit 6) ND625L(bit 7) [1] [3] OFF ON OFF Video Standard Register NDMODE Register ON -51-

52 [6.7.] AK LIMIT-bit Min / Max 601LIMIT-bit MinMax [0] [1] Y: 1254 Cb, Cr: 1254 Y: Cb, Cr: (Sub-Address 0x02[3]) Min=1,Max= LIMIT-bit [1] 115, , , ,240 TRSVSEL-bit ITU-R BT.656 EAV/SAV V-bit (Sub-Address 0x02[4]) TRSVSEL-bit V-bit=0 V-bit=1 V-bit=0 V-bit=1 [0] ITU-R BT [1] ITU-R BT SMPTE125M Line10Line263 Line273Line525 Line20Line263 Line283Line525 Line1Line9 Line264Line272 Line1Line19 Line264Line282 Line23Line310 Line336Line623 Line1Line22 Line311Line335 Line624Line625 TRSVSEL ITU-R BT.601 VBIL[2:0]-bit VBIL[2:0]-bit (Sub-Address 0x02[2:0]) VBIL[2:0]-bit [000] [001] [010] [011] [100] [101] [110] [111] 1Line *1 2Line *2 2Lines *1 4Lines *2 3Lines *1 6Lines *2 4Lines *1 8Lines *2 5Lines *1 10Lines *2 6Lines *1 12Lines *2 7Lines *1 14Lines *2 *1 ITU-R BT.601, VGA, WVGA *2 ITU-R BT.601, VGA, WVGA -52-

53 * VBIL=[000] VBIL=[001] * VBIL=[000] VBIL=[001] SLLVL-bit SLLVL-bit [0] 25IRE [1] 50IRE (Sub-Address 0x02[5]) AK8857 YCbCr VBI ITU-R BT.601 VBI VBI 601 Cb/Cr Hi/Low Slice Data Set Register Hi Slice Data Set Register* 2 High 0xEB(235) Low Slice Data Set Register* 2 Low 0x10(16) *0x00 0xFF

54 VBIDEC[1:0]-bit VBI VBIDEC[1:0]-bit [00] [01] [10] Y=0x10 Cb=Cr=0x80 [11] Reserved Reserved Y= 601 Cb=Cr=0x80 (Sub-Address 0x02[7:6]) Y=Cb=Cr= (Hi/Low Slice Data Set Register ) * (525Line ) Line1 Line9 Line263.5 Line272.5 (625Line ) Line623.5 Line6.5 Line311 Line318 VBIDEC[1:0] * (mv) NTSC/PAL 601 Code 714/ % White 357/ SLLVL=[1] 50IRE 180/ SLLVL=[0] 25IRE L L ```` L L H H ```` H H L L: Low Slice Data Set Register H: High Slice Data Set Register ````` Cb/Y `````` Cr/Y Cb/Y `````` Cr/Y ``````` * (mv) Cb/Y Cr/Y -54-

55 [6.8.] Output Pin Control Register DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, NSIG_A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B, NSIG_B Low DATA_A[7:0] DATA_B[7:0] (* OE_A, OE_B, PDN, RSTN AINSEL[4:0]( ) ) [6.9.] AK8857 _ACT_A, _ACT_A, _A, _A, _ACT_B, _ACT_B, _B, _B _ACT _ACT ACTSEL-bit / ACTSEL-bit _ACT [0] [1] (Sub-Address 0x11, 0x29[4]) ACTSEL-bit / ACTSEL-bit _ACT [0] [1] (Sub-Address 0x11, 0x29[5]) DATA_A[7:0] DATA_B[7:0] DTCLK CLKINV-bit DTCLK CLKINV-bit [0] [1] (Sub-Address 0x04[5]) A B 54MHz (IP ) DTCLK 54MHz IP 2CLK -55-

56 CLKINV-bit A, B 27MHz 54MHz A IP A : CLKINV=[0] B : CLKINV=[0] DTCLK DATA_A[7:0] DATA_B[7:0] D0 D1 D2 D3 D4 D0 D1 D2 D3 D4 DTCLK DATA_A[7:0] D0 D1 D2 D3 D4 D5 D6 D7 D8D9 DATA_B[7:0] D0 D1 D2 D3 D4 A : CLKINV=[1] B : CLKINV=[0] DTCLK DATA_A[7:0] DATA_B[7:0] D0 D1 D2 D3 D0 D1 D2 D3 D4 DTCLK DATA_A[7:0] DATA_B[7:0] D0 D1 D2 D3 D4 D5 D6 D7 D8 D0 D1 D2 D3 D4 A : CLKINV=[0] B : CLKINV=[1] DTCLK DATA_A[7:0] DATA_B[7:0] D0 D1 D2 D3 D4 D0 D1 D2 D3 DTCLK DATA_A[7:0] D0 D1 D2 D3 D4 D5 D6 D7 D8D9 DATA_B[7:0] D0 D1 D2 D3 D4 A : CLKINV=[1] B : CLKINV=[1] DTCLK DATA_A[7:0] DATA_B[7:0] DTCLK D0 D1 D2 D3 DATA_A[7:0] D0 D1 D2 D3 DATA_B[7:0] D0 D1 D2 D3 D4 D5 D6 D7 D8 D0 D1 D2 D3 D4 [6.10.] AK8857 YCDELAY[2:0]-bit YC (Sub-Address 0x03[2:0]) YCDELAY[2:0]-bit [001] Y C 1 2clk [010] Y C 2 4clk [011] Y C 3 6clk [000] Y/C [101] Y C 3 6clk [110] Y C 2 4clk [111] Y C 1 2clk [100] Reserved YCDELAY[2:0] = [000] Cb0 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Y/C default YCDELAY[2:0] = [111] Cb0 Y857 Cr0 Y0 Cb1 Y1 Cr1 Y2 Cb2 Y3 Cr2 Y4 1 pixel delay YCDELAY[2:0] = [001] Cb0 Y1 Cr0 Y2 Cb1 Y3 Cr1 Y4 Cb2 Y5 Cr2 Y6 1 pixel adv. DTCLK -56-

57 ACTSTA[2:0]-bit (Sub-Address 0x03[6:4]) ACTSTA[2:0]-bit [001] 1 2clk [010] 2 4clk [011] 3 6clk [000] [101] 3 6clk [110] 2 4clk [111] 1 2clk [100] Reserved * ( ) 720x487, 720x576(ITU-R BT.601) ACTSTA[2:0] =[000] 128CLK 244CLK (264CLK) 1440CLK 32CLK (24CLK) ACTSTA[2:0] =[001] 1sample (2CLK) 1sample (2CLK) [6.11.]VLOCK AK VLOCK VLOCK UnLock UnLock (Sub-address 0x19[1], 0x31[1]) VLOCK 2 PLL VLOCK -57-

58 VLOCK (Sub-Address 0x03[7]) VLOCKSEL-bit [0] PLL VLOCK [1] VLOCK ( ) VLOCK (Sub-Address0x0E[7]=1, 0x26[7]=1) [6.12.]Auto Gain Control (AGC) AK8857 AGC ( ) 286mV / 300mV PGA ( AGC) PGA ( AGC) NTSC-M,J, NTSC-4.43, PAL-M..286mV PAL-B,D,G,H,I,N, PAL-Nc, PAL-60, SECAM. 300mV AGCT[1:0]-bit AGC (Sub-Address 0x12, 0x2A[1:0]) AGCT[1:0]-bit [00] Disable AGC OFF PGA [01] Fast T= 1Field [10] Middle T= 7Fields [11] Slow T= 29Fields T AGC Disable PGA AGCC-bit AGC (Sub-Address 0x12, 0x2A[3:2]) AGCC[1:0]-bit [00] ±2LSB [01] ±3LSB [10] ±4LSB [11] AGCFRZ-bit AGC (Sub-Address 0x12, 0x2A[4]) AGCFRZ-bit AGC [0] [1] PGA1,2 Control Register -58-

59 AGCTL-bit AGC AGC (Sub-Address 0x13, 0x2B[0]) AGCTL-bit AGC [0] Quick [1] Slow [6.13.]Auto Color Control (ACC) AK8857 ACC SECAM (286mV/ 300mV) AGC NTSC-M,J, NTSC-4.43, PAL-M..286mV PAL-B,D,G,H,I,N, PAL-Nc, PAL mV ACCT[1:0]-bit ACC (Sub-Address 0x12, 0x2A[6:5]) ACCT[1:0]-bit [00] Disable ACC OFF [01] Fast T= 2Fields [10] Middle T= 8Fields [11] Slow T= 30Fields ACCFRZ-bit ACC (Sub-Address 0x12, 0x2A[7]) ACCFRZ-bit ACC [0] [1] ACC (Satulation) ACC Enable ACC [6.14.] ( ) ( ) ( ) NSIGMD-bit (Sub-Address 0x13, 0x2B[6:5]) NSIGMD [1:0]-bit [00] [01] [10] ( ) [11] Reserved -59-

60 [6.15.]Y/C AK Y/C Y/C NTSC-4.43, PAL-60, SECAM 1 Y/C YCSEP[1:0]-bit Y/C YCSEP[1:0]-bit YC [00] Y/C [01] 1 Y/C 1 (BPF)Y/C [10] 2 Y/C [11] Reserved (Sub-Address 0x04[1:0]) (NTSC-M,J, PAL-M) : 3Line2 Y/C (PAL-B,D,G,H,I,N,Nc) : 5Line2 Y/C * *NTSC-4.43, PAL-60, SECAM 1 Y/C [6.16.]C AK8857 YC C C358FIL[1:0] 3.58MHz C (Sub-Address 0x13, 0x2B[2:1]) C358FIL[1:0] -bit C [00] Narrow [01] Medium [10] Wide [11] Reserved NTSC-M, J, PAL-M, PAL-Nc -60-

61 C443FIL[1:0] 4.43MHz C (Sub-Address 0x13, 0x2B[4:3]) C443FIL[1:0] -bit C [00] Narrow [01] Medium [10] Wide [11] Reserved PAL-B,D,G,H,I,N, NTSC-4.43, PAL-60 *SECAM [6.17.]U/ V AK8857 C Low Pass Filter U/ V UVFILSEL-bit U/ V (Sub-Address 0x04[2]) UVFILSEL bit U/V [0] Wide [1] Narrow [6.18.] AK8857 INTPOLOFF-bit (Sub-Address 0x04[4]) INTPOLOFF-bit [0] ON [1] OFF -61-

62 [6.19.] AK8857 PLL 27MHz 720x487, VGA, WVGA 27MHz 54MHz [6.20.] PAL-B,D,G,H,I,N,Nc,60,M ON NTSC-M,J SECAM DPAL[1:0]-bit (Sub-Address 0x05[1:0]) DPAL[1:0]-bit [00] [01] ON [10] OFF [11] Reserved [6.21.] [ ]EAV/SAV AK8857 ITU-R BT.601 ITU-RBT.656 EAV/SAV ITU-R BT.601 EAV/SAV (4 ) V F V bit V bit EAV SAV EAV F bit F bit EVEN ODD ODD EVEN EAV SAV EAV SAV -62-

63 EAV/SAV DTCLK DATA [7:0] FF SAV Cb0 Y0 Cr0 Y1 Cb1 Y2 Cr1 FF EAV AK8857 EAV SAV SAV EAV SAV EAVSAV-bit EAV/SAV (Sub-Address 0x04[6]) EAVSAV-bit EAV/SAV [0] [1] [ ] AK8857 < > [ ] [ ] [ ] [ ] SAV Cb0 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Y718 Cr359 Y719 FF 128CLK 244CLK (264CLK) 1440CLK 32CLK (24CLK) -63-

64 [6.22] Setup AK8857 Setup Setup Y=(Y 7.5)/0.925 U=U/0.925, V=V/0.925 Setup AK8857 (Sub-Address 0x05[6]) NTSC-M,J [0] PAL-B,D,G,H,I,N PAL-Nc, 60 SECAM [1] PAL-M NTSC-4.43 Setup-bit [0] [1] STUPATOFF-bit [ Setup ] Setup [0] [1] [0] [1] [0] [1] [0] [1] Setup [6.23.]PGA (Programable Gain Amp) AK8857 PGA ADC 3dB 10dB 0x1F(HEX)=0dB (Sub-Address 0x0B, 0x0C[7:0]) G = 20log { ( 31 PGA) } G PGA (db) PGA PGA (Dec.) 0.5Vpp AIN PGA1[7:0]-bit PGA PGA2[7:0]-bit PGA (CVBS) PGA1 A PGA2 B S(Y/C) PGA1 PGA2 CVBS A B AIN PGA1 PGA2 AGC AGC Enable PGA[7:0]-bit AGC Disable PGA -64-

65 [6.24.] AK bit (ITU-R BT.601 ) 8+7LSB 1LSB 0.4LSB BKLVL[3:0]-bit BKLVL[3:0]-bit 601 (Sub-Address 0x06[3:0]) [0001] 1 0.4LSB [0010] 2 0.8LSB [0011] 3 1.2LSB [0100] 4 1.6LSB [0101] 5 2.0LSB [0110] 6 2.4LSB [0111] 7 2.8LSB [0000] [1000] 8 3.2LSB [1001] 7 2.8LSB [1010] 6 2.4LSB [1011] 5 2.0LSB [1100] 4 1.6LSB [1101] 3 1.2LSB [1110] 2 0.8LSB [1111] 1 0.4LSB 2 [6.25.] (286mV/300mV) 16(8-Bit, ITU-R BT.601 ) DPCT[1:0]-bit (Sub-Address 0x06[5:4]) DPCT[1:0]-bit [00] Fast [01] Middle [10] Slow [11] Disable OFF -65-

66 DPCC[1:0]-bit (Coring Level) (Sub-Address 0x06[7:6]) DPCC[1:0]-bit [00] ±1bit [01] ±2bit [10] ±3bit [11] [6.26.] AK8857 { I_ICKLVL[3:0] << 2} + 24 << 2 2bit CKLVL[3:0]-bit [1000] 23dB (Sub-Address 0x07[3:0]) CLKVL [3:0] NTSC PAL % db % db [0000] [0001] [0010] [0011] [0100] [0101] [0110] [0111] [1000] [1001] [1010] [1011] [1100] [1101] [1110] [1111] AK8857 Cb/Cr 0x80 PLL COLKILL-bit ON/OFF ON COLKILL-bit [0] Enable [1] Disable (Sub-Address 0x07[7]) -66-

67 CKSCM[1:0]-bit SECAM (Sub-Address 0x07[5:4]) CKSCM [1:0] SECAM [00] {CKLVL [3:0]} [01] {0, CKLVL [3:1]} 1bit [10] {0,0, CKLVL [3:2]} 2bit [11] Reserved CKILSEL (Sub-Address 0x05[7]) CKILSEL-bit [0] CKLVL[3:0]-bit [1] CKLVL[3:0]-bit PLL * *SECAM PLL CKILSEL ON/OFF -67-

68 [6.27.] AK8857 [ ] CONT[7:0]-bit: (0x80) Contrast Control Register (Sub-Address 0x14, 0x2C[7:0]) CONTSEL=[0] YOUT = (CONT / 128) x (YIN 128) CONTSEL=[1] YOUT = (CONT / 128) x YIN YOUT : YIN : CONT : ( ) 0255 [254]/ [1] ( 601LIMIT [1] ) CONTSEL-bit CONTSEL -bit [0] 128 [1] 0 (Sub-Address 0x07[6]) [ ] BR[7:0]-bit 2 (0x00) ITU-R BT.601 8Bit ( )(Sub-Address 0x15, 0x2D[7:0]) YOUT = YIN+BR YOUT YIN BR ( ) (1step) 2 [254]/ [1] ( 601LIMIT [1] ) -68-

69 [ ] (Saturation) SAT[7:0]-bit : (0x80) 0255/128(1/128steps) (Sub-Address 0x16, 0x2E[7:0]) [ ] (HUE) HUE[7:0]-bit: 2 (0x00) ±45 ( 0.35 steps) (Sub-Address 0x17, 0x2F[7:0]) [ ] AK8857 SHARP[1:0]-bits SHCORE[1:0]-bits Filter Coring Delay SHARP[1:0]-bit (Sub-Address 0x08[1:0]) SHARP[1:0]-bit [00] [01] Min [10] Middle [11] Max SHCORE[1:0]-bit (Sub-Address 0x08[3:2]) SHCORE[1:0]-bit [00] [01] ±1LSB [10] ±2LSB [11] ±3LSB -69-

70 VBIIMGCTL-bit VBI ON/OFF (Sub-Address 0x08[7]) VBIIMGCTL bit VBI [0] [1] [ ] MPEG LUMFIL[1:0]-bit LUMFIL [1:0]-bit [00] [01] Narrow 3dB at 2.94MHz [10] Mid 3dB at 3.30MHz [11] Wide 3dB at 4.00MHz (Sub-Address 0x08[5:4]) 3dB at 6.29MHz [ ] AK8857 SEPIA-bit SEPIA bit [0] [1] (Sub-Address 0x08[6]) -70-

71 [6.28.]VBI Information AK8857 VBI Closed Caption Data, Closed Caption Extended Data,VBID(CGMS), WSS Request VBI Information Register(R/W)-[3:0] (Sub-Address 0x18, 0x30[3:0]) AK8857 Status 2 Register(R)-[3:0] (Sub-Address 0x1A, 0x32[3:0]) VBID (CGMS-A) CRCC Closed Caption Line Line Closed Caption Extended Data Line Line VBID Line20 / 283 Line20 / Line 625-Line WSS Line Line (Sub-Address 0x1D0x24, 0x350x3C) Closed Caption 1 Register, Closed Caption 2 Register WSS 1 Register, WSS 2 Register Extended Data 1 Register, Extended Data 2 Register VBID 1 Register, VBID 2 Register Start Request VBI Info Register xxrq-bit = 1 ( Closed Caption CCRQ-bit Closed Caption Extended EXTRQ-bit VBID/WSS VBWSRQ-bit Status Register Read Request = 1 Yes No Closed Caption CCDET-bit Closed Caption Extended EXTDET-bit VBID/WSS VBWSDET-bit Closed Caption Closed Caption 1 2 Register Closed Caption Extended Extended Data 1 2 Register VBID/WSS VBID/WSS 1 2 Register -71-

72 [6.29.] NOSIG-bit NOSIG bit [0] [1] (Sub-Address 0x19, 0x31[0]) VLOCK-bit VLOCK VLOCK-bit [0] [1] (Sub-Address 0x19, 0x31[1]) COLKILON COLKILON bit [0] [1] (Sub-Address 0x19, 0x31[3]) CPLL-bit PLL (Sub-Address 0x19, 0x31[4]) CPLL bit [00] [01] PKWHITE AGC (Sub-Address 0x19, 0x31[6]) PKWHITE bit [0] [1] OVCOL ACC (Sub-Address 0x19, 0x31[7]) OVCOL bit [0] [1] REALFLD-bit AK8857 (Sub-Address 0x1A, 0x32[4]) REALFLD bit [0] Even [1] Odd AGCSTS-bit AGC AGCSTS bit [0] AGC [1] AGC (Sub-Address 0x1A, 0x32[5]) -72-

73 [6.30.] Video Status-Register (Sub-Address 0x1C, 0x34) Bit bit 0 bit 1 bit 2 bit 3 bit 4 Register Name ST_VSF0 ST_VSF1 ST_VCEN0 ST_VCEN1 ST_VLF Status of Video Sub-Carrier Frequency Status of Video Color Encode Status of Video Line Frequency bit 5 ST_BW Status of B/W Signal R bit 6 UNDEF Un_define bit R bit 7 FIXED Video Standard fixed bit R/W R R R R Definition [ ST_VSF1 : ST_VSF0 ] ( MHz ) [00] : (NTSC-M,J) [01] : (PAL-M) [10] : (PAL-Nc) [11] : (PAL-B,D,G,H,I,N,60, NTSC-4.43) [ST_VCEN1 : ST_VCEN0] [00] : NTSC [01] : PAL [10] : SECAM [11] : Reserved [0]: 525 (NTSC-M,J, 4.43, PAL-M,60) [1]: 625 (PAL-B,D,G,H,I,N,Nc, SECAM) * [0] : [1] : [0]: [1]: [0]: [1]: * ON(COLKILL-bit = [1]) ST_BW-bit [1] B/W-bit 525/625 ST_VLF -73-

74 [7.] AK8857 I2C [7.1.] I2C SLAVE Address I2C SELA [ ] [ ] Slave Address SELA MSB LSB [Low] R/W [High] R/W [7.2.] I2C [7.2.1.] Write 1 AK Write 1 Write Write Sequential Write operation (a) 1 Write S Slave Address w A Sub Address A Data A Stp 8-bit 1- bit 8-bit 1- bit 8-bit 1- bit (b) (m-bytes) Write (Sequential Write Operation) S Slave Address w A Sub Address(n) A Data(n) A Data A (n+1) bit 8-bit 8-bit 8-bit bit bit bit bit Data (n+m) 8-bit A 1- bit stp [7.2.2.] Read 1 AK S Slave Address w A Sub Address(n) A rs Slave Address R A Data1 A Data2 A Data3 A 8-bit 1 8-bit 1 8-bit 1 8-bit 1 8-bit 1 8-bit 1 Data n!a stp 8-bit 1 S : Start Condition rs : repeated Start Condition A : Acknowledge (SDA Low )!A : Not Acknowledge (SDA High) stp : Stop Condition R/W 1 : Read 0 : Write : : AK

75 [8.] Sub Address Default R/W 0x00 Channel Select 0x00 R/W 0x01 AFE Control 0x01 R/W 0x02 Output Control 0x00 R/W 0x03 Start and Delay Control 0x00 R/W 0x04 Control 1 0x00 R/W 0x05 Control 2 0x00 R/W 0x06 Pedestal Level Control 0x00 R/W 0x07 Color Killer Control 0x08 R/W 0x08 Image Control 0x00 R/W 0x09 High Slice Data Set 0xEB R/W VBI High 0x0A Low Slice Data Set 0x10 R/W VBI Low 0x0B PGA Control 1 0x3E R/W PGA1 0x0C PGA Control 2 0x3E R/W PGA2 0x0D Output Data Format A 0x00 R/W A 0x0E Video Standard A 0x00 R/W A 0x0F NDMODE A 0x00 R/W A 0x10 Output Pin Control 0 A 0x00 R/W A 0x11 Output Pin Control 1 A 0x00 R/W A 0x12 AGC & ACC A Control 0x00 R/W A AGC ACC 0x13 Control 0 A 0x00 R/W A 0x14 Contrast Control A 0x80 R/W A 0x15 Brightness Control A 0x00 R/W A 0x16 Saturation Control A 0x80 R/W A 0x17 HUE Control A 0x00 R/W A HUE( ) 0x18 Request VBI Infomation A 0x00 R/W A VBI 0x19 Status 1 A R A 0x1A Status 2 A R A 0x1B Reserved R A Reserved 0x1C Video Status A R A 0x1D Closed Caption 1 A R A Closed Caption 0x1E Closed Caption 2 A R A Closed Caption 0x1F WSS 1 A R A WSS 0x20 WSS 2 A R A WSS 0x21 Extended Data 1 A R A CC-Extended 0x22 Extended Data 2 A R A CC-Extended -75-

76 Sub Address Default R/W 0x23 VBID 1 A R A VBID 0x24 VBID 2 A R A VBID 0x25 Output Data Format A 0x00 R/W B 0x26 Video Standard B 0x00 R/W B 0x27 NDMODE B 0x00 R/W B 0x28 Output Pin Control 0 B 0x00 R/W B 0x29 Output Pin Control 1 B 0x00 R/W B 0x2A AGC & ACC B Control 0x00 R/W B AGC ACC 0x2B Control 0 B 0x00 R/W B 0x2C Contrast Control B 0x80 R/W B 0x2D Brightness Control B 0x00 R/W B 0x2E Saturation Control B 0x80 R/W B 0x2F HUE Control B 0x00 R/W B HUE( ) 0x30 Request VBI Infomation B 0x00 R/W B VBI 0x31 Status 1 B R B 0x32 Status 2 B R B 0x33 Reserved R B Reserved 0x34 Video Status B R B 0x35 Closed Caption 1 B R B Closed Caption 0x36 Closed Caption 2 B R B Closed Caption 0x37 WSS 1 B R B WSS 0x38 WSS 2 B R B WSS 0x39 Extended Data 1 B R B CC-Extended 0x3A Extended Data 2 B R B CC-Extended 0x3B VBID 1 B R B VBID 0x3C VBID 2 B R B VBID 0x3D Device and Revision ID 0x39 R Device ID Revision Default Sub-address 0x00 REGSEL A B R/W [ Channel Select], [PGA Control 1], [PGA Control 2], [Device and Revision ID] REGSEL A A B B -76-

77 [9.] [9.1.] Channel Select Register (R/W) [Sub Address 0x00] Sub Address 0x00 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 P1DRV1 P1DRV0 REGSEL AINSEL4 AINSEL3 AINSEL2 AINSEL1 AINSEL0 Default Value Channel Select Register Definition Register bit R / W Definition Name bit 0 bit 4 AINSEL0 AINSEL4 Analog Select R / W A B [AINSEL4: AINSEL0] [00000]: [A]: AIN1(CVBS), [B]: AIN4(CVBS) [00001]: [A]: AIN1(CVBS), [B]: AIN3(CVBS) [00010]: [A]: AIN1(CVBS), [B]: AIN2(CVBS) [00011]: [A]: AIN1(CVBS), [B]: AIN1(CVBS) (*2) [00100]: [A]: AIN1(CVBS), [B]: (*1) [00101]: [A]: AIN2(CVBS), [B]: AIN4(CVBS) [00110]: [A]: AIN2(CVBS), [B]: AIN3(CVBS) [00111]: [A]: AIN2(CVBS), [B]: AIN2(CVBS) (*2) [01000]: [A]: AIN2(CVBS), [B]: AIN1(CVBS) [01001]: [A]: AIN2(CVBS), [B]: (*1) [01010]: [A]: AIN3(CVBS), [B]: AIN4(CVBS) [01011]: [A]: AIN3(CVBS), [B]: AIN3(CVBS) (*2) [01100]: [A]: AIN3(CVBS), [B]: AIN2(CVBS) [01101]: [A]: AIN3(CVBS), [B]: AIN1(CVBS) [01110]: [A]: AIN3(CVBS), [B]: (*1) [01111]: [A]: AIN4(CVBS), [B]: AIN4(CVBS) (*2) [10000]: [A]: AIN4(CVBS), [B]: AIN3(CVBS) [10001]: [A]: AIN4(CVBS), [B]: AIN2(CVBS) [10010]: [A]: AIN4(CVBS), [B]: AIN1(CVBS) [10011]: [A]: AIN4(CVBS), [B]: (*1) [10100]: [A]:, [B]: AIN4(CVBS) (*1) [10101]: [A]:, [B]: AIN3(CVBS) (*1) [10110]: [A]:, [B]: AIN2(CVBS) (*1) [10111]: [A]:, [B]: AIN1(CVBS) (*1) [11000]: [A]: AIN1(Y) / AIN3(C), [B]: (*1, *2) [11001]: [A]: AIN1(Y) / AIN3(C), [B]: AIN1(Y) / AIN3(C) (*1, *2) [11010]: [A]: AIN2(Y) / AIN4(C), [B]: (*1, *2) [11011]: [A]: AIN2(Y) / AIN4(C), [B]: AIN2(Y) / AIN4(C) (*1, *2) [11100]: [A]:, [B]: AIN1(Y) / AIN3(C) (*1, *2) [11101]: [A]:, [B]: AIN2(Y) / AIN4(C) (*1, *2) [11110],[11111]: Reserved -77-

78 bit 5 REGSEL Register Select R / W (*2) [0]: A Write/ Read [1]: B Write/ Read bit 6 bit 7 P1DRV0 P1DRV1 PD1 Drive R / W P1 PD1 (*3) [P1DRV1: P1DRV0] [00]: PD1 = V [01]: PD1 = V [10]: Reserved [11]: PD1 = V (*1) (*2) A B Sub-address0x01[AFE ControlRegister] REGSEL=[0] REGSEL=[1] S(Y/C) REGSEL=[0] REGSEL=[1] (*3) P1, DATA_A[7:0], _ACT_A, _ACT_A, _A, _A, DATA_B[7:0], _ACT_B, _ACT_B, _B, _B, DTCLK -78-

79 [9.2.] AFE Control Register (R/W) [Sub Address 0x01] ( ) 0x00 REGSEL R / W Sub Address 0x01 Default Value: 0x01 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 CLPWIDTH1 CLPWIDTH0 CLPSTAT1 CLPSTAT0 UDG1 UDG0 CLPG1 CLPG0 Default Value AFE Control Register Definition bit Register Name R / W Definition bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 CLPG 0 CLPG1 UDG 0 UDG 1 CLPSTAT0 CLPSTAT1 CLPWIDTH0 CLPWIDTH1 Clamp Gain Up Down Gain Clamp Start Clamp Pulse Width R / W R / W R / W R / W [00]: Min. [01]: Middle 1 [ = (Min. x 3 ) ] (Default) [10]: Middle 2 [ = (Min. x 5 ) ] [11]: Max. [ = (Min. x 7 ) ] [00]: Min. (Default) [01]: Middle 1 [ = (Min. x 2 ) ] [10]: Middle 2 [ = (Min. x 3 ) ] [11]: Max. [ = (Min. x 4 ) ] [ CLPSTAT1 : CLPSTAT0 ] [00]: [01]: (1/128)H [10]: (2/128)H [11]: (1/128H) [ CLPWIDTH1 : CLPWIDTH0 ] [00]: 296nsec [01]: 593nsec [10]: 1.1usec [11]: 2.2usec -79-

80 [9.3.] Output Control Register (R/W) [Sub Address 0x02] ( ) 0x00 REGSEL R / W Sub Address 0x02 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 VBIDEC1 VBIDEC0 SLLVL TRSVSEL 601LIMIT VBIL2 VBIL1 VBIL0 Default Value Output Control Register Definition bit Register Name R/W Definition bit 0 bit 2 VBIL0 VBIL2 Vertical Blanking Length R/W bit 3 601LIMIT 601 Output Limit R/W bit 4 TRSVSEL Time Reference Signal V Select R/W * [ VBIL2 : VBIL0 ] [000]: [001]: 1Line (2Line*) [010]: 2Line (4Line*) [011]: 3Line (6Line*) [100]: 4Line (8Line*) [101]: 5Line (10Line*) [110]: 6Line (12Line*) [111]: 7Line (14Line*) Min - Max [0]: (Y/Cb/Cr) [1]: (Y) / (Cb/Cr) / 240 (Y / Cb,Cr) 240 ITU-R BT.656 Timing reference signals V-bit 525LINE [0]: V=1 (Line1 Line9 / Line264 Line272) V=0(Line10 Line263 / Line273 Line525) [1]: V=1 (Line1 Line19 / Line264 Line282) V=0 (Line20 Line263 / Line283 Line525) 625LINE bit 5 SLLVL Slice Level R/W [0]: 25IRE [1]: 50IRE bit 6 bit 7 VBIDEC0 VBIDEC1 VBI Decode R/W Vertical Blanking Length [ VBIDEC1 : VBIDEC0 ] [00]: [01]: [10]: [11]: Reserved *ITU-R BT.601, VGA, WVGA -80-

81 [9.4.] Start and Delay Control Register (R/W) [Sub Address 0x03] ( ) 0x00 REGSEL R / W Sub Address 0x03 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 VLOCKSEL ACTSTA2 ACTSTA1 ACTSTA0 Reserved YCDELAY2 YCDELAY1 YCDELAY0 Default Value Start and Delay Control Register Definition bit Register Name R/W Definition bit 0 bit 2 YCDELAY0 YCDELAY2 Y/C Delay Control R/W bit 3 Reserved Reserved R/W Reserved bit 4 bit 6 ACTSTA0 ACTSTA2 Active Video Start Control R/W bit 7 VLOCKSEL Vlock Select R/W Y / C [ YCDELAY2: YCDELAY0 ] [001]: Y C 1 [010]: Y C 2 [011]: Y C 3 [000]: Y/C [101]: Y C 3 [110]: Y C 2 [111]: Y C 1 [100]: Reserved [ ACTSTA2 : ACTSTA0 ] [001] : 1 [010] : 2 [011] : 3 [000] : [101] : 3 [110] : 2 [111] : 1 [100] : Reserved [0]: PLL VLOCK [1]: VLOCK* * VLOCK (Sub-Address0x0E[7]=1 Sub-Address0x26[7]=1) -81-

82 [9.5.] Control 1 Register (R/W) [Sub Address 0x04] ( ) 0x00 REGSEL R / W Sub Address 0x04 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Reserved EAVSAV CLKINV INTPOLOFF Reserved UVFILSEL YCSEP1 YCSEP0 Default Value Control 1 Register Definition bit Register Name R/W Definition bit 0 bit 1 YCSEP0 YCSEP1 YC Separation Control R/W YC [ YCSEP1 : YCSEP0 ] [00]: YC [01]: 1 YC [10]: 2 YC [11]: Reserved bit 2 UVFILSEL UV Filter Select R/W UV [0]: Wide [1]: Narrow bit 3 Reserved Reserved R/W Reserved bit 4 INTPOLOFF Interpolator Mode Select R/W bit 5 CLKINV CLK Invert Set R/W bit 6 EAVSAV EAV/ SAV SELECT R/W bit 7 Reserved Reserved R/W Reserved [0]: ON [1]: OFF DTCLK [0]: [1]: EAV/SAV [0]: [1]: -82-

83 [9.6.] Control 2 Register (R/W) [Sub Address 0x05] ( ) 0x00 REGSEL R / W Sub Address 0x05 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 CKILSEL STUPATOFF Reserved Reserved Reserved Reserved DPAL1 DPAL0 Default Value Control 2 Register Definition bit Register Name R/W Definition bit 0 bit 1 bit 2 bit 5 DPAL0 DPAL1 Deluxe PAL R/W Reserved Reserved R/W Reserved bit 6 STUPATOFF Setup Auto Control Off R/W bit 7 CKILSEL Color killer Select R/W (PAL ) [ DPAL1 : DPAL0 ] [00]: ON [01]: ON [10]: OFF [11]: Reserved Setup On/Off [0]: Setup On [1]: Setup Off [0]: CKLVL[3:0]-bit [1]: CKLVL[3:0]-bit PLL -83-

84 [9.7.] Pedestal Level Control Register (R/W) [Sub Address 0x06] ( ) 0x00 REGSEL R / W Sub Address 0x06 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DPCC1 DPCC0 DPCT1 DPCT0 BKLVL3 BKLVL2 BKLVL1 BKLVL0 Default Value Pedestal Level Control Register Definition bit Register Name R/W Definition bit 0 bit 3 bit 4 bit 5 bit 6 bit 7 BKLVL0 BKLVL3 DPCT0 DPCT1 DPCC0 DPCC1 Black Level Digital Pedestal Clamp Control Digital Pedestal Clamp Coring Control R/W R/W R/W [ BKLVL3 : BKLVL0 ] [0001]: 1 [0010]: 2 [0011]: 3 [0100]: 4 [0101]: 5 [0110]: 6 [0111]: 7 [0000]: [1000]: 8 [1001]: 7 [1010]: 6 [1011]: 5 [1100]: 4 [1101]: 3 [1110]: 2 [1111]: 1 [ DPCT1 : DPCT0 ] [00]: Fast [01]: Middle [10]: Slow [11]: Disable [ DPCC1 : DPCC0 ] [00]: ±1bit [01]: ±2bit [10]: ±3bit [11]: -84-

85 [9.8.] Color Killer Control Register (R/W) [Sub Address 0x07] ( ) 0x00 REGSEL R / W Sub Address 0x07 Default Value: 0x08 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 COLKILL CONTSEL CKSCM1 CKSCM0 CKLVL3 CKLVL2 CKLVL1 CKLVL0 Default Value Color Killer Control Register Definition bit Register Name R/W Definition bit 0 bit 3 bit 4 bit 5 CKLVL0 CKLVL3 CKSCM0 CKSCM1 Color Killer Level Control R/W 23dB Color Killer Level for SECAM R/W bit 6 CONTSEL Contrast Select R/W bit 7 COLKILL Color killer Set R/W SECAM Contrast selecter [0]: 50 [1]: 0 ON / OFF [0]: Enable [1]: Disable -85-

86 [9.9.] Image Control Register (R/W) [Sub Address 0x08] ( ) VBI 0x00 REGSEL R / W Sub Address 0x08 Default Value: 0x00 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 VBIIMGCTL SEPIA LUMFIL1 LUMFIL0 SHCORE1 SHCORE0 SHARP1 SHARP0 Default Value Image Control Register Definition bit Register Name R/W Definition bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 SHARP0 SHARP1 SHCORE0 SHCORE1 LUMFIL0 LUMFIL1 Sharpness Control Sharpness Coring Luminance Filter R/W R/W R/W bit 6 SEPIA Sepia Output R/W bit 7 VBIIMGCTL VBI Image Control R/W [ SHARP1 : SHARP0 ] [00]: [01]: Min [10]: Middle [11]: Max [ SHARP1 : SHARP0 ] [00] [ SHCORE1 : SHCORE0 ] [00]: [01]: ±1LSB [10]: ±2LSB [11]: ±3LSB [ LUMFIL1 : LUMFIL0 ] [00]: [01]: Narrow [10]: Mid [11]: Wide * [0]: [1]: VBI On/Off [0]: VBI [1]: VBI *SEPIA Sub-address 0x10 DOA Sub-address 0x28 DOB -86-

87 [9.10.] High Slice Data Set Register (R/W) [Sub Address 0x09] ( ) VBI High 0x00 REGSEL R / W 100% (235) Sub Address 0x09 Default Value: 0xEB bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 H7 H6 H5 H4 H3 H2 H1 H0 Default Value High Slice Data Set Register Definition bit Register Name R/W Definition bit 0 bit 7 H0 H7 High Data 07 Set R/W VBI High 0x00 0xFF 601 [9.11.] Low Slice Data Set Register (R/W) [Sub Address 0x0A] ( ) VBI Low 0x00 REGSEL R / W (16) Sub Address 0x0A Default Value: 0x10 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 L7 L 6 L 5 L 4 L 3 L 2 L 1 L 0 Default Value Low Slice Data Set Register Definition bit Register Name R/W Definition bit 0 bit 7 L0 L7 Low Data 07 Set R/W VBI Low 0x00 0xFF

88 [9.12.] PGA Control 1 Register (R/W) [Sub Address 0x0B] PGA 1 (CVBS) A S(Y/C) Y Sub Address 0x0B Default Value: 0x1F bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 PGA1_7 PGA1_6 PGA1_5 PGA1_4 PGA1_3 PGA1_2 PGA1_1 PGA1_0 Default Value PGA Control 1 Register Definition bit Register Name R/W Definition bit 0 bit 7 PGA1_0 PGA1_7 PGA1 Gain Set R/W PGA1 CVBS A B PGA1 PGA2 CVBS 0x00 [9.13.] PGA Control 2 Register (R/W) [Sub Address 0x0C] PGA2 (CVBS) B S(Y/C) C Sub Address 0x0C Default Value: 0x1F bit 7 Bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 PGA2_7 PGA2_6 PGA2_5 PGA2_4 PGA2_3 PGA2_2 PGA2_1 PGA2_0 Default Value PGA Control 2 Register Definition bit Register Name R/W Definition bit 0 bit 7 PGA2_0 PGA2_7 PGA2 Gain Set R/W PGA2 CVBS A B PGA1 PGA2 CVBS 0x00-88-

AK8854VQ_MS0973-J-03

AK8854VQ_MS0973-J-03 AK8854VQ Multi-Format Digital Video Decoder AK8854VQ NTSC, PAL, SECAM S (Y/C) 525i / 625i RGB RGB (CSYNC) H/VSYNC Green (Sync on Green) ITU-R BT.601 Y, Cb, Cr ITU-R BT.656-40 C 85 C 10mm 64pinLQFP NTSC-J,M,

More information

AK8825VN MS0681-J-03

AK8825VN MS0681-J-03 AK8826VN HD/SD Multi Format Video Encoder with 3ch DAC 概要 AK8826 は 10bit の DAC を 3 チャンネル内蔵した HDTV / SDTV 対応のビデオエンコーダです 入力データとして SDTV ブロックは SMPTE-125M-1995/ITU-R BT.601,656 に準拠した Y/Cb/Cr 4:2:2 フォーマット (8bit)

More information

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp)

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp) LM9822 LM9822 3 Channel 42-Bit Color Scanner Analog Front End Literature Number: JAJS680 LM9822 3 42 LM9822 AFE CIS CCD CDS / LM9822 14 6MHz ADC 600 / CCD CDS CCD CIS TTL/CMOS 14 6MHz 5V 5% I/O 3.3V 10%

More information

1

1 Ver.1.04 Reference Document For LCD Module Product No Documenet No 1B3GB02 SPC1B3GB02V104 Version Ver.1.04 REPRO ELECTRONICS CORPORATION Maruwa Building 2F,2-2-19 Sotokanda,Chiyoda-ku,Tokyo 1001-0021 Japan

More information

Microsoft Word - AK2300-MS0997-J-00_ doc

Microsoft Word - AK2300-MS0997-J-00_ doc AK2300 A-Law -law14bitpcm(16bit ) A/D D/A A-law/μ-law GST VFTN VR AMPT AAF SMF A/D CODEC Core D/A PCM I/F DIF0 DIF1 MUTEN DX DR FS BCLK VREF BGREF Internal Main Clock PLLC VDD VSS LVDD Power Down AK2300

More information

AD5933: 1 MSPS、12 ビット・インピーダンス・コンバータネットワーク・アナライザ

AD5933: 1 MSPS、12 ビット・インピーダンス・コンバータネットワーク・アナライザ 1MSPS 12 AD5933 1kHzto I 2 C 27.1Hz 1Ω 1MΩ 2.5 2.7 5.5V 4125 16SSOP AD5933 1MSPS 12A/D ADC ADC DSPDFT DFTR I 2 1. Tan 1 (I/R) AD5934 2 2 R + I 2.7 5.5V 25kSPS 12 16SSOP MCLK AVDD DVDD DAC R OUT VOUT SCL

More information

ADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp)

ADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp) ADC121S625 ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter Literature Number: JAJSAB8 ADC121S625 12 50kSPS 200kSPS A/D ADC121S625 50kSPS 200kSPS 12 A/D 500mV

More information

EVI-D100/D100P

EVI-D100/D100P A-AYS-100-11(1) EVI-D100/D100P 2001 Sony Corporation ... 3... 4... 5... 7... 18 D30/D31... 40... 46... 48... 49 2 3 VIDEO S S S VIDEO VISCA 1 VISCA IN VISCA OUT RS-232C EVI-D100/P VISCA IN AC DC IN 12V

More information

DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter (jp)

DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter (jp) DAC121S101 DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter Literature Number: JAJSA89 DAC121S101 12 D/A DAC121S101 12 D/A (DAC) 2.7V 5.5V 3.6V 177 A 30MHz 3 SPI TM QSPI MICROWIRE

More information

NL-22/NL-32取扱説明書_操作編

NL-22/NL-32取扱説明書_操作編 MIC / Preamp ATT NL-32 A C ATT AMP 1 AMP 2 AMP 3 FLAT FLAT CAL.SIG. OVER LOAD DET. AMP 4 AMP 5 A/D D/A CONV. AMP 6 AMP 7 A/D CONV. Vref. AMP 8 AMP 10 DC OUT AMP 9 FILTER OUT AC DC OUT AC OUT KEY SW Start

More information

R1RW0416DI シリーズ

R1RW0416DI シリーズ お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)

More information

16-Bit, Serial Input Multiplying Digital-to-Analog Converter (Rev. B

16-Bit, Serial Input Multiplying Digital-to-Analog Converter (Rev. B DAC8811 www.tij.co.jp ± ± µ ± µ ± V REF CS Power-On Reset DAC8811 D/A Converter 16 DAC Register 16 R FB I OUT CLK SDI Shift Register GND DAC8811C ±1 ±1 MSOP-8 (DGK) 4to 85 D11 DAC8811ICDGKT DAC8811C ±1

More information

AN5367FB

AN5367FB IC AN5367FB NTSC AN5367FB NTSC IC I 2 C 3.58MHz ACC 2 AFC 3 SW DAC 37 48 (1.6) 14.0±0.3 12.0±0.2 36 25 1 12 0.80 +0.10 0.30 0.05 Seating plane 24 13 (1.6) 1.95±0.20 0.1±0.1 12.0±0.2 14.0±0.3 QFP048-P-1212B

More information

ADC78H90 8-Channel, 500 kSPS, 12-Bit A/D Converter (jp)

ADC78H90 8-Channel, 500 kSPS, 12-Bit A/D Converter (jp) 8-Channel, 500 ksps, 12-Bit A/D Converter Literature Number: JAJSA63 8 500kSPS 12 A/D 8 12 CMOS A/D 500kSPS / AIN1 AIN8 8 SPI QSPI MICROWIRE DSP (AV DD ) 2.7V 5.25V (DV DD ) 2.7V AV DD 3V 1.5mW 5V 8.3mW

More information

R1LV1616H-I シリーズ

R1LV1616H-I シリーズ お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)

More information

AN6591FJM

AN6591FJM IC AN6591FJM PHS, PLL IC AN6591FJMPHSIF PLL IC QFN (Quad flat non-leaded PKG) (0.63) 34 44 R0.30 6.20±0.10 (6.00) 33 23 1 11 (0.63) 22 12 3-C 0.50 (6.00) 6.20±0.10 0.20±0.10 0.80 max Unit : mm, PLL,, APC

More information

Triple 2:1 High-Speed Video Multiplexer (Rev. C

Triple 2:1 High-Speed Video Multiplexer (Rev. C www.tij.co.jp OPA3875 µ ± +5V µ RGB Channel OPA3875 OPA3875 (Patented) RGB Out SELECT ENABLE RED OUT GREEN OUT BLUE OUT 1 R G B RGB Channel 1 R1 G1 B1 X 1 Off Off Off 5V Channel Select EN OPA875 OPA4872

More information

R1LV0416Dシリーズ データシート

R1LV0416Dシリーズ データシート Wide Temperature Range Version 4M SRAM (256-kword 16-bit) RJJ03C0237-0100 Rev. 1.00 2007.05.24 262,144 16 4M RAM TFT 44 TSOP II 48 CSP 0.75mm 3.0V 2.7V 3.6V 55/70ns max 3µW typ V CC =3.0V 2CS 40 +85 C

More information

Цифровой спутниковый ресивер Lumax DV 2400 IRD

Цифровой спутниковый ресивер Lumax DV 2400 IRD 13... 3 1.... 5 1.1 1.2... 5... 6 2.... 7 2.1 2.2 2.3... 7... 8... 9 3.... 10 3.1... 10 3.1.1 RF...10 3.1.2 SCART...11 3.2... 12 3.2.1 DISH IN...12 3.2.2 DiSEqC...13 4..... 14 4.1 0003.... 15 4.1.1...15

More information

HN58X2402SFPIAG/HN58X2404SFPIAG

HN58X2402SFPIAG/HN58X2404SFPIAG お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)

More information

l n l l l

l n l l l MSM7653 l n n l l l l l l l l l l l l l l l l l n l l l n l l n l n l l n n W Ω Ω Ω ΩΩ Ω l n l m m Ω l W W W l n TS CLKX2 HSYNC_L, VSYNC_L, BLANK_L, YD, CD, MS, MODE, OLR, OLG, OLB, OLC ts1 Invalid data

More information

TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016

TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016 No. IB028901 Nov. 2016 1. 11 TOS7200 2. 14 3. 19 4. 23 5. 39 6. 49 7. 51 TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA5-15 125 Vac/10 A [85-AA-0003] 1 2.5 m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A

More information

BRC-X1000

BRC-X1000 C-455-100-02(1) BRC-X1000/H800 2016 Sony Corporation 2 3 4 5 6 4 D E 5 6 7 A B C F G 7 8 9 0 qa qs SYSTEM SELECT IN IR SELECT VISCA RS - 422 OUT OSD OFF CAMERA SETUP 1 qd 2 3 4 5 6 7 8 LAN 12V qf HDMI

More information

液晶プロジェクター CP-S317J/X327J 取扱説明書

液晶プロジェクター CP-S317J/X327J 取扱説明書 CP-S317/CP-X327/CP-X328 STANDBY/ON VIDEO RGB SEARCH ASPECT MAGNIFY ON OFF FREEZE POSITION ESC HOME END PAGE DOWN ENTER AUTO PAGE UP BLANK VOLUME MUTE KEYSTONE MENU RESET TANDBY/ON INPUT KEYSTONE RESET

More information

LT 低コスト、シャットダウン機能付き デュアルおよびトリプル300MHz 電流帰還アンプ

LT 低コスト、シャットダウン機能付き デュアルおよびトリプル300MHz 電流帰還アンプ µ µ LT1398/LT1399 V IN A R G 00Ω CHANNEL A SELECT EN A R F 3Ω B C 97.6Ω CABLE V IN B R G 00Ω EN B R F 3Ω 97.6Ω V OUT OUTPUT (00mV/DIV) EN C V IN C 97.6Ω R G 00Ω R F 3Ω 1399 TA01 R F = R G = 30Ω f = 30MHz

More information

ANJ_1092A

ANJ_1092A Application Note SBAA066 ± ± ± ± µ ± ± ± ± 24 Bits 20/24MSB 2 s f S 768 khz 25 MHz (1) V IH 2.0 5.0 V (1) V IL 0 0.8 V (2) V IH 3.0 0 V (2) V IL 5.0 4.2 V (1) I IH V IH = V DD ±10 µa (1) I IL V IL = 0V

More information

AN5308NK

AN5308NK IC AN5308NK IC(I 2 C ) AN5308NK I 2 C NTSC RGB IC : ABL : ACC RGB : RGB : BLK µ H : 58.4±0.3 64 33 1 32 (1.641) Seating plane 1.778 (1.0) 0.5 +0.1 0.05 17.0±0.2 SDIP064-P-0750B 3.85±0.2 (3.3) 0.7 min.

More information

M52042FP データシート

M52042FP データシート お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)

More information

N12866N2P-H.PDF

N12866N2P-H.PDF 16Mx64bits PC133 SDRAM SO DIMM Based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh (16M x 16bit) /. / 1 A0 ~ A12 BA0, BA1 CK0, CK1 CKE0 /S0 /RAS /CAS /WE DQM0 ~ DQM7 DQ0 ~ DQ63 SA0~2 SDA SCL VCC 3.3

More information

4

4 I/O 2AO DC0-10V/ 10V 16Bit Ver. 1.0.0 2 750-562 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO Kontakttechnik

More information

GM-F520S/GM-F470S/GM-F420S

GM-F520S/GM-F470S/GM-F420S GM-F520S GM-F470S GM-F420S LCT2504-002A-H 2 3 4 200 150 150 50 1 3 4 1 2 3 1 2 3 4 5 e 6 7 8 9 p q w r t 5 6 5 23 7 8 9 p q 4 5 6 7 8 9 2 3 4 5 5 23 6 7 8 9 w 1 2 e r t p p 5 6 9( 3 DVI-D (HDCP) RGB IN

More information

AD5302/AD5312/AD5322: 2.5 ~ 5.5 V 電源、230 μA 消費電流、デュアル、レール to レール電圧出力の 8 / 10 / 12 ビット D/A コンバータ

AD5302/AD5312/AD5322: 2.5 ~ 5.5 V 電源、230 μA 消費電流、デュアル、レール to レール電圧出力の 8 / 10 / 12 ビット D/A コンバータ 2.5 5.5V 23µA to8/1/12 D/A AD532 18DAC 2 A 1LSB INL B.5LSB INL AD5312 11DAC 2 A 4LSB INL B 2LSB INL AD5322 112DAC 2 A 16LSB INL B 8LSB INL 1MSOP 3µA@5V 2nA@5V 5nA@3V 2.5 5.5V V REF V LDAC DAC to 1MSOP

More information

ADV7390/ADV7391/ADV7392/ADV7393: SD / HD低消費電力、チップ・スケール、10 ビットビデオ・エンコーダ

ADV7390/ADV7391/ADV7392/ADV7393: SD / HD低消費電力、チップ・スケール、10 ビットビデオ・エンコーダ SD/HD ADV739/ADV739/ADV7392/ADV7393 3 DAC SD 6 26MHz DAC ED 8 26MHz DAC HD 4 297MHz DAC 37mA DAC 4:2:2 YCrCb SD ED HD 4:4:4 RGB SD CVBS S Y/C YPrPb SD ED HD RGB SD ED HD LFCSP 325mm 5mm LFCSP 46mm 6mm

More information

NL-20取扱説明書_操作編

NL-20取扱説明書_操作編 MIC / Preamp A C AMP 1 AMP 2 AMP 3 FLAT FLAT CAL.SIG. OVER LOAD DET. AMP 4 AMP 5 A/D D/A CONV. V ref. AMP 8 AMP 10 DC OUT AC OUT AC DC OUT DATA BUS CPU ADDRESS BUS DSP Start Pause Stop Store Mode Cont

More information

ADC082S021 2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter (jp)

ADC082S021 2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter (jp) 2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter Literature Number: JAJSAA2 2 200KSPS 8 A/D 2 8 CMOS A/D 50kSPS 200kSPS / IN1 IN2 1 2 SPI QSPI MICROWIRE DSP 2.7V 5.25V 3V 1.6mW 5V 5.8mW 3V 0.12 W 5V

More information

D端子 RGBコンバータ ユーザーズマニュアル

D端子 RGBコンバータ ユーザーズマニュアル LDC-RGB V0W D-COMPONENT to RGB Converter D -RGB LDC-RGB ... 1... 4... 4...5... 6... 6... 8... 13... 14... 14... 17... 17... 19... 0... 4... 6... 9... 31... 35... 37... 39... 4... 44... 44... 48 D... 54...

More information

2

2 WV-CW960 2 3 4 5 6 7 8 9 10 11 SW1 S TA RT RS485Setting SW2 DIP SW1 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 DIP SW2 12 13 q w q e 14 15 16 17 18 19 ** RS485 SETUP ** UNIT NUMBER SUB ADDRESS BAUD RATE DATA BIT PARITY

More information

mbed祭りMar2016_プルアップ.key

mbed祭りMar2016_プルアップ.key 1 2 4 5 Table 16. Static characteristics (LPC1100, LPC1100L series) continued T amb = 40 C to +85 C, unless otherwise specified. Symbol Parameter Conditions Min Typ [1] Max Unit Standard port pins, RESET

More information

2

2 WV-CS950 2 3 4 5 6 7 8 9 10 11 12 13 q w q e 14 15 16 17 b b b b 18 19 ** RS485 SETUP ** UNIT NUMBER SUB ADDRESS BAUD RATE DATA BIT PARITY CHECK STOP BIT XON/XOFF WAIT TIME ALARM DATA DELAY TIME RET TOP

More information

????????????MUX ????????????????????

????????????MUX ???????????????????? PGA116 PGA112 PGA113 PGA117 PGA112, PGA113 PGA116, PGA117 www.tij.co.jp µµ µµ ± µ +5V +3V AV DD 1 C BYPASS.1µF DV DD C BYPASS.1µF C BYPASS.1µF V CAL/CH CH1 3 2 1kΩ MUX CAL1 PGA112 PGA113 R F 1 Output Stage

More information

untitled

untitled CMOS 376-851511 0277 (30) 1788 0277 (30)1707 e-mail: k_haruo@el.gunma-u.ac.jp AD AD AD [] AD AD AD [] ISSCC 2007 TSMC ISSCC2007 ISSCC2007 /DAC (regulation) (AGC) ADC/DAC AD AD AD [] AD CMOS SAR ADC Gr),,

More information

4

4 I/O 2AO 0/4-20mA / DC6-18V 16Bit Ver. 1.0.0 2 750-563 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO

More information

untitled

untitled 1 CMOS 0.35um CMOS, 3V CMOS 2 RF CMOS RF CMOS RF CMOS RFCMOS (ADC Fabless 3 RF CMOS 1990 Abidi (UCLA): Fabless RF CMOS CMOS 90% 4 5 f T [GHz] 450 400 350 300 250 200 150 Technology loadmap L[nm] f T [GHz]

More information

3 2 q w e r t y

3 2 q w e r t y Panasonic System Networks Co., Ltd. 2010 WV-CL930,WV-CL934 WV-LZ80/2 TV LENS 6~12mm 1:1.4 WV-CL930,WV-CL934 3 2 q w e r t y 4 q w e r t y u i o!0!1!2!3!4!5 5 7 6 9 8 11 10 13 12 AC 24V IN DC 12V IN GEN-LOCK

More information

AN2492FH

AN2492FH 8mm (NTSC) NTSC 8mm Y/C 1 LSI f C 5V NTSC (PAL AN2493 ) 8mm, 8mm 0.10±0.10 49 64 (1.25) 12.00±0.20 10.00±0.20 48 33 1 0.50 16 0.18 +0.10 0.05 SEATING PLANE 32 (1.25) 10.00±0.20 12.00±0.20 17 0.15 +0.10

More information

untitled

untitled COPAL ELECTRONICS 32 (DP) DP INC 2 3 3 RH RL RWB 32 C S U/D INC U/D CS 2 2 DP7114 32 SOIC CMOS 2.5 V - 6.0 V / 10 kω 50 kω 100 kω TSSOP MSOP /BFR INC / U/D RH RoHS GND RWB RL CS VCC 2017 6 15 1 : R = 2

More information

2

2 WV-CW970 2 3 4 5 6 7 8 9 10 11 12 DIP SW1 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 DIP SW2 SW1 S TA RT RS485Setting SW2 13 14 q w q e 15 16 17 18 19 20 ** RS485 SETUP ** UNIT NUMBER SUB ADDRESS BAUD RATE DATA BIT

More information

AD725: 輝度トラップ・ポートを備えた低コスト RGB-NTSC / PAL エンコーダ

AD725: 輝度トラップ・ポートを備えた低コスト RGB-NTSC / PAL エンコーダ AD725 NTSC/PAL HSYNC VSYNC 4FSC CLOCK XNOR CSYNC 4FSC CSYNC BURST NTSC/PAL 4FSC FSC 90 C FSC 0 C CSYNC FSC 90 C/270 C CLOCK AT 8FSC RED DC CLAMP Y X2 GREEN BLUE DC CLAMP DC CLAMP U V NTSC/PAL X2 X2 STND

More information

查询 AK4626 供应商 ASAHI KASEI [AK4626] AK4626 High Performance Multi-channel Audio CODEC AK4626 2ch ADC 6ch DAC 1 24bit CODEC ADC DAC ADC µp I/F AK4626 AD

查询 AK4626 供应商 ASAHI KASEI [AK4626] AK4626 High Performance Multi-channel Audio CODEC AK4626 2ch ADC 6ch DAC 1 24bit CODEC ADC DAC ADC µp I/F AK4626 AD 查询 AK4626 供应商 AK4626 High Performance Multichannel Audio CODEC AK4626 2ch ADC 6ch DAC 1 24bit CODEC ADC DAC ADC µp I/F AK4626 ADC 102 DAC 106 AC3 IEC60958 (AK4112B) AC3 44 LQFP *AC3 Dolby Laboratories

More information

DS90LV V or 5V LVDS Driver/Receiver (jp)

DS90LV V or 5V LVDS Driver/Receiver (jp) DS90LV019 DS90LV019 3.3V or 5V LVDS Driver/Receiver Literature Number: JAJS563 DS90LV019 LVDS 1 / DS90LV019 Low Voltage Differential Signaling (LVDS) 1 CMOS / DS90LV019 EIA-644 IEEE1596.3 (SCI LVDS) 2

More information

HN58V256Aシリーズ/HN58V257Aシリーズ データシート

HN58V256Aシリーズ/HN58V257Aシリーズ データシート HN58V256A HN58V257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58V257A) RJJ03C0132-0600 Rev. 6.00 2007. 05. 24 HN58V256A HN58V257A 32768 8 EEPROM ROM MNOS CMOS 64 3V 2.7 5.5V 120ns (max)

More information

Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B

Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B www.tij.co.jp INA206 INA207 INA208 INA206-INA208 INA206-INA208 V S 1 14 V IN+ V S 1 10 V IN+ OUT CMP1 IN /0.6V REF 2 3 1.2V REF 13 12 V IN 1.2V REF OUT OUT CMP1 IN+ 2 3 9 8 V IN CMP1 OUT CMP1 IN+ 4 11

More information

HN58C256A シリーズ/HN58C257A シリーズ データシート

HN58C256A シリーズ/HN58C257A シリーズ データシート HN58C256A HN58C257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58C257A) RJJ03C0133-0600Z Rev. 6.00 2006. 10. 26 HN58C256A HN58C257A 32768 8 EEPROM ROM MNOS CMOS 64 5V±10% 85ns/100ns (max)

More information

EVI-D70/D70P

EVI-D70/D70P A-BS1-100-11(1) EVI-D70/D70P 2003 Sony Corporation ... 3... 4... 5... 7... 30 D30/D31... 53... 60... 62... 63 2 3 VIDEO S S S VIDEO VISCA 1 VISCA RS-232C IN RS-232C VISCA RS-232C EVI-D70 OUT VISCA IN VISCA

More information

sm1ck.eps

sm1ck.eps DATA SHEET DS0 0 ASSP, IC,,,,, (VS =. V.%) (VCC = 0. V ) (VR =. V.%) ( ) DIP, SIP, SOP, (DIP-P-M0) (SIP-P-M0) (FPT-P-M0) (FRONT VIEW) (TOP VIEW) C T C T V S V REF V CC V CC V REF V S (DIP-P-M0) (FPT-P-M0)

More information

42PHD60123_ p65

42PHD60123_ p65 R - STANDBY G POWER INPUT VOL ENTER N SURROUND VOL PLASMA DISPLAY INPUT SOUND SET UP MULTI ZOOM PIP SWAP SELECT MOVE POS. /SIZE PC R ASPECT TIMER 1234 TH-42PHD6 1234567 1234567 TH-5PHD6 1234567 1234567

More information

1516-機器センサ_J.indb

1516-機器センサ_J.indb 機器用センサ Grid-EYE Grid-EYE Grid-EYE Grid-EYE Grid-EYE 着座検知 扉開閉 洗濯機の水位検知 電子レンジ PS-A 微圧タイプ 水位検知 Grid-EYE 温度計測 位置検知 熱 軸GF 赤外線アレイセンサ Grid-EYE 設計 仕様について予告なく変更する場合があります ご購入及びご使用前に当社の技術仕様書などをお求め願い それらに基づいて購入及び使用していただきますようお願いします

More information

2

2 WV-CS570 2 3 4 5 6 7 8 9 10 11 12 13 q w q e 14 1 2 15 3 4 5 16 6 7 8 9 17 1 2 3 18 19 1 2 * RS485 SET UP * UNIT NUMBER SUB ADDRESS BAUD RATE DATA BIT PARITY CHECK STOP BIT X/X WAIT TIME ALARM DATA DELAY

More information

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル DL1720/DL1740 IM 701710-01 http://www.yokogawa.co.jp/measurement/ 0120-137046 tmi-cs@csv.yokogawa.co.jp FAX 0422-52-6624 Disk No. DL30 2nd Edition : July 2001 (YK) All Rights Reserved, Copyright 2001 Yokogawa

More information

51553aej.PDF

51553aej.PDF 2005 9 8 ******** ACI ACI Type No. 1.... 2 2.... 3 3.... 12 4. I/O... 14 5.... 17 6.... 18 7.... 22 8.... 22 9.... 22 10.... 23 11.... 24 F-51553GNBJ-LW-AEN (AE) No.2005-0146 OPTREX CORPORATION Page 1/24

More information

PIN S 5 K 0 K 1 K 2 K 3 K 4 V DD V 0 V 1 V 2 V SS OSC SEG 32 SEG 31 SEG 30 SEG 29 SEG 28 SEG 27 SEG 26 SEG 25 SEG 24 SEG 23 SEG 22 SEG 21 SEG 20 SEG 1

PIN S 5 K 0 K 1 K 2 K 3 K 4 V DD V 0 V 1 V 2 V SS OSC SEG 32 SEG 31 SEG 30 SEG 29 SEG 28 SEG 27 SEG 26 SEG 25 SEG 24 SEG 23 SEG 22 SEG 21 SEG 20 SEG 1 1/3 1/4 LCD NJU6535 LCD 1/3 1/4 LCD key(scan 6 Scan 5) CPU 3 4 42 41 1/3 126 1/4 164 LED NJU6535FH1 LCD 42 126 164 30 Scan 6 Scan 5 1/2, 1/3 LED 4 (,,, CS) (8 ) 4.5 ~ 5.5V 5.5V QFP64-H1 CMOS ( :P) -1-

More information

MEDIAEDGE MEDIAEDGE TEL FAX :00 12:00 13:00 17: MEDIAEDGE MEDIAEDGE 8. HDMI HDMIHigh-Definition M

MEDIAEDGE MEDIAEDGE TEL FAX :00 12:00 13:00 17: MEDIAEDGE MEDIAEDGE 8. HDMI HDMIHigh-Definition M VPM-H1 HDMI http://www.mediaedge.co.jp http://www.mediaedge.co.jp TEL:078-265-1551 FAX:078-265-1550 TEL:03-3517-1655 FAX:03-3517-1657 10 00 12 00 13 00 17 00 e-mail:info-mec@mediaedge.co.jp 651-0083 5-1-14

More information

橡51553abj.PDF

橡51553abj.PDF Type No. 2002 10 3 ******** ACI 1.... 2 2.... 3 3.... 12 4. I/O... 14 5.... 17 6.... 18 7.... 22 8.... 22 9.... 22 10.... 23 11.... 24 CORPORATION Page 1/24 1. min. -20max. 70 min. -30max. 85 128 (W) 64

More information

電源監視回路

電源監視回路 TPS3820-xx,TPS3823-xx TPS3824-xx,TPS3825-xx TPS3828-xx www.tij.co.jp µ TYPICAL APPLICATION TPS3820, TPS3823, TPS3828: DBV PACKAGE (TOP VIEW) GND MR 1 2 3 5 4 VDD WDI TPS3824: DBV PACKAGE (TOP VIEW) 1 5

More information

AN15880A

AN15880A DATA SHEET 品種名 パッケージコード QFH064-P-1414H 発行年月 : 2008 年 12 月 1 目次 概要.. 3 特長.. 3 用途.. 3 外形.. 3 構造...... 3 応用回路例.. 4 ブロック図.... 5 端子.. 6 絶対最大定格.. 8 動作電源電圧範囲.. 8 電気的特性. 9 電気的特性 ( 設計参考値 )... 10 技術資料.. 11 入出力部の回路図および端子機能の

More information

01/DSP-R995 (01-33)

01/DSP-R995 (01-33) REMOTE CONTROL NATURAL SOUND AV AMPLIFIER DSP-R995 NATURAL SOUND AV AMPLIFIER DSP-R995 CINEMA DSP DOLBY DIGITAL POWER INPUT SELECTOR VOLUME 16 2 12 28 8 STANDBY/ON EXT. DECODER 6 2 A/B/C/D/E 1 2 3 4 5

More information

CP-X608J_表紙_裏表紙.indd

CP-X608J_表紙_裏表紙.indd AUDIO IN 1 AUDIO IN 2 SD CARD RGB OUT Y VIDEO S-VIDEO AUX I/O DC 5V 0.5A R L R L AUDIO IN 3 AUDIO IN 4 AUDIO OUT LAN RGB1 RGB2 M1-D CB/PB CR/PR I REMOTE CONTROL (3.5Φ) CONTROL O AC IN K STANDBY/ON VIDEO

More information

NJU3555 NJU

NJU3555 NJU 1/16 LCD NJU6573 NJU6573 16 100 LCD 16 100 1/16 1600 LCD NJU6573 LCD CMOS 16 100 1/5 2MHz Max. CR, 16 V DD = 2.4V3.6V P-Sub LQFP144 20.0mm x 20.0mm t=1.7mm(max) 0.50mm pitch - 1 - NJU3555 NJU6573-2 - NJU3555

More information

untitled

untitled : SOU1AP2011003 2011/12/25 & Copyright 2010, Toshiba Corporation. : SOU1AP2011003 1. 2.CMOS 3.CMOS 4.CMOS 5.CMOS 6. 2 : SOU1AP2011003 3 : SOU1AP2011003 NAND,OR,, IC 1A 1 1B 2 14 13 V CC 4B 1Y 2A 2B 3 4

More information

TM-m30 詳細取扱説明書

TM-m30 詳細取扱説明書 M00094101 Rev. B Seiko Epson Corporation 2015-2016. All rights reserved. 2 3 4 5 6 7 8 Bluetooth 9 Bluetooth 10 1 11 Bluetooth 12 1 13 1 2 6 5 4 3 7 14 1 1 2 3 4 5 15 16 ONF 1 N O O N O N N N O F N N F

More information

OPA134/2134/4134('98.03)

OPA134/2134/4134('98.03) OPA OPA OPA OPA OPA OPA OPA OPA OPA TM µ Ω ± ± ± ± + OPA OPA OPA Offset Trim Offset Trim Out A V+ Out A Out D In +In V+ Output In A +In A A B Out B In B In A +In A A D In D +In D V NC V +In B V+ V +In

More information

MAX7219 DS Rev4.J

MAX7219 DS Rev4.J 9-4452; Rev 4; 7/3 MA729/MA722 μ μ μ μ PART TEMP RANGE PIN-PACKAGE MA729CNG MA729CWG MA729C/D C to +7 C C to +7 C C to +7 C 24 Narrow Plastic DIP 24 Wide SO Dice* MA729ENG -4 C to +5 C 24 Narrow Plastic

More information

RNA51xxシリーズ データシート

RNA51xxシリーズ データシート RNxx CMOS system RESET IC R0DS0090JJ000 Rev..00 0.0.0 RNxx. V,.6 V,.7 V,.8 V,.9 V,.0 V,. V,. V,. V,.6 V,.0 V, ±% CMOS, (0.7 μ),, ( MΩ) (RNxx) CMOS (RNBxx). V,.6 V,.7 V,.8 V,.9 V,.0 V,. V,. V,. V,.6 V,.0

More information

ma_sk_3302_jp

ma_sk_3302_jp 1 4 1.1............... 4 1. CE.............................. 4 1.3................. 4 1.4........................ 4 4 3 5 3.1........................... 5 3.1.1............................. 5 3.1...........................

More information

Cyclone IIIデバイスのI/O機能

Cyclone IIIデバイスのI/O機能 7. Cyclone III I/O CIII51003-1.0 2 Cyclone III I/O 1 I/O 1 I/O Cyclone III I/O FPGA I/O I/O On-Chip Termination OCT Quartus II I/O Cyclone III I/O Cyclone III LAB I/O IOE I/O I/O IOE I/O 5 Cyclone III

More information

PRECISION COMPACT DISC PLAYER DP-75V

PRECISION COMPACT DISC PLAYER DP-75V PRECISION COMPACT DISC PLAYER DP-75V Accuphase warranty is valid only in Japan. 7 6 8 9 10 1 2 3 5 4 11 13 14 15 12 16 = CD/PROC PLAY PROGRAM REPEAT ALLONE A B LEVEL khz INDEX TRACK EXT M S db PROCESSOR

More information

...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36

...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36 REVISION 2.85(6).H ...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36...36...36...37...38...39 2 ...39...42...42...42...43...43...44...45...46...46...47...48...48...49...50...51...52...53...55...56...56...58...60...62...64...66...68...68...69...71...71...71...71...72...72...73...74...74...74...74

More information

AN2982FH-A

AN2982FH-A 8mm IC AFM IC (AN 2980FH) 2.7 V 1µF IC AN2984FH (AN2980FH) 3 AGC 1µF IC AN2984FH ( AN2980FH ) (8mm) 0.10±0.10 49 64 (1.25) 12.00±0.20 10.00±0.20 48 33 1 0.50 16 0.18 +0.10 0.05 Seating plane 32 (1.25)

More information

TM-m30 詳細取扱説明書

TM-m30 詳細取扱説明書 M00094100 Rev. A Seiko Epson Corporation 2015. All rights reserved. 2 3 4 5 6 Bluetooth 7 Bluetooth 8 1 9 Bluetooth 10 1 11 1 2 6 5 4 3 7 12 1 13 14 ONF 1 N O O N O N N N O F N N F N N N N N N F F O O

More information

XV-Z9000表1-表4

XV-Z9000表1-表4 R 2 3 ! @ # $ % ^ &! @ # $ % ^! @ # $ % ^! @ # $ % 4 5 6 7 8 9 10 11 35 32 90 90 17 12 13 62 36, 41 36, 41 33 32 33 63 40 17 14 29, 30 24 26, 27 25 30 28 18 28 15 18 32 33 34 62 50 33 62 63 34 18 36 40

More information

高速度スイッチングダイオード

高速度スイッチングダイオード は簡単な構成で FM ステレオ送信を実現できる IC です ステレオコンポジット信号を作るステレオ変調器及び FM 信号を空中へ輻射するための FM トランスミッタで構成されています ステレオ変調器は 3kHz 発振器より MAIN SUB 及びパイロット信号からなるコンポジット信号を発生します FM トランスミッタは FM 帯のキャリアを発振させコンポジット信号によって FM 変調をかけ FM 波を空中に輻射します

More information

AK4161 Japanese Datasheet - Product Brief

AK4161 Japanese Datasheet - Product Brief AK4161 6channel Capacitive Touch Sensor IC 概要 AK4161 は 低電圧動作および低消費電力の 6 チャンネル静電容量式タッチセンサです センサ入力 6 チャンネルは GPIO LED 駆動にそれぞれ割り当てることが可能です さらにセンサ入力のうち 2ch は 割り込み出力として利用することが可能です また センス端子毎に独立した環境ドリフト自動補正機能を備えており

More information

VCCI (VCCI) B ENERGY STAR ENERGY STAR ENERGY STAR

VCCI (VCCI) B ENERGY STAR ENERGY STAR ENERGY STAR VCCI (VCCI) B ENERGY STAR ENERGY STAR ENERGY STAR ... 1... 5... 5... 6... 6... 7... 8... 9... 10... 11... 12... 19... 21... 22... 23... 24 /... 24... 24... 24 /... 24... 25 : ProLite E430... 25 : ProLite

More information

MAX191 EV J

MAX191 EV J -0; Rev ; / µ µ PART TEMP. RANGE BOARD TYPE MAXEVSYS-DIP 0 C to +0 C Through-Hole MAXEVKIT-DIP 0 C to +0 C Through-Hole 0CMODULE-DIP 0 C to +0 C Through-Hole Evaluates: MAX Maxim Integrated Products Evaluates:

More information

untitled

untitled CHAP. 1 ---------------------------------------------------------------- 5 1-1. ---------------------------------------------------------------- 5 1-2. ----------------------------------------------------------------

More information

DS04-21361-4

DS04-21361-4 Cypress () FUJITSU SEMICONDUCTOR DATA SHEET DS4 236 4 ASSPDTS Bi-CMOS PLL (. GHz PLL) MB5F7SL MB5F7SL,, MHz 2 PLL (Phase Locked Loop) LSI Bi CMOS, 5 ma (VCC 2.7 V), VCC 2.4 V,.5 ma, 6 ma 2, MB5F7SL,, MHz

More information

CDR1000_J

CDR1000_J PROFESSIONAL AUDIO CD ORDER PROFESSIONAL AUDIO CD ORDER OPEN/ CLOSE PEAK HOLD TIME DISPLAY INPUT SELECT UTILITY LEVEL POWER MUTE UV22 REPEAT A-B SYNC AUTO INDEX INC TRACK INC 0 10 L R PHONES LEVEL ON /

More information

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2

More information

Arduino UNO IS Report No. Report Medical Information System Laboratory

Arduino UNO IS Report No. Report Medical Information System Laboratory Arduino UNO 2015 2 25 IS Report No. Report Medical Information System Laboratory Abstract ( ) Arduino / Arduino Bluetooth Bluetooth : Arduino Arduino UNO Arduino IDE micro computer LED 1............................

More information

S1F77330 シリーズテクニカルマニュアル Rev.2.1

S1F77330 シリーズテクニカルマニュアル Rev.2.1 シリーズテクニカルマニュアル Rev.2.1 本資料のご使用につきましては 次の点にご留意願います 本資料の内容については 予告無く変更することがあります 1. 本資料の一部 または全部を弊社に無断で転載 または 複製など他の目的に使用することは堅くお断りいたします 2. 本資料に掲載される応用回路 プログラム 使用方法等はあくまでも参考情報であり これらに起因する第三者の知的財産権およびその他の権利侵害あるいは損害の発生に対し

More information

M51995AP/AFP データシート

M51995AP/AFP データシート お客様各位 カタログ等資料中の旧社名の扱いについて 21 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)

More information

untitled

untitled LVDS 1 ( LVDS) / 50% 2 ( LVDS) / 50% 3 USB2.0 480Mbps Serial ATA Gen1 1.5Gbps PCI Express Gen1 2.5Gbps 4 Host Data Device Clock 5 Data Skew Host Data Device Clock Setup Hold Data Skew 6 Host Data Device

More information

( ) : 1997

( ) : 1997 ( ) 2008 2 17 : 1997 CMOS FET AD-DA All Rights Reserved (c) Yoichi OKABE 2000-present. [ HTML ] [ PDF ] [ ] [ Web ] [ ] [ HTML ] [ PDF ] 1 1 4 1.1..................................... 4 1.2..................................

More information

推奨動作条件 項目 記号 条件 Min. Typ. Max. 単位 電源電圧 Vdd(A) Vdd(D) V I 2 Cバスプルアップ電圧 * 2 Vbus Rp=2.2 kω - Vdd(D) - V Highレベル入力電圧 Vih 0.7Vdd(D) - - V Lowレベル入力

推奨動作条件 項目 記号 条件 Min. Typ. Max. 単位 電源電圧 Vdd(A) Vdd(D) V I 2 Cバスプルアップ電圧 * 2 Vbus Rp=2.2 kω - Vdd(D) - V Highレベル入力電圧 Vih 0.7Vdd(D) - - V Lowレベル入力 間接 TOF (Time-of-Flight) 用 1 ch 測距フォト IC は 当社製の CMOS センサと信号処理回路を一体化した間接 TOF 方式用の測距デバイスです 本センサ は パルス変調した光が対象物で反射して戻るまでの時間に比例した信号を出力します その出力値から対象物までの距 離を計算できます 低電圧 (3.3 V) 駆動で I 2 C インターフェース /SPI に対応したタイプです

More information

TM-T88VI 詳細取扱説明書

TM-T88VI 詳細取扱説明書 M00109801 Rev. B 2 3 4 5 6 7 8 9 10 Bluetooth 11 12 Bluetooth 13 14 1 15 16 Bluetooth Bluetooth 1 17 1 2 3 4 10 9 8 7 12 5 6 11 18 1 19 1 3 4 2 5 6 7 20 1 21 22 1 23 24 1 25 SimpleAP Start SSID : EPSON_Printer

More information

MN

MN IEEE1394 LSI SBP-2 IEEE1394LSI SBP2 IEEE1394-1995 PHY LINK LSI LSI DVD-ROM/RAM, CD-ROM, HDD IEEE1394 I/F IEEE1394-1995 S100/S200 PHY S400 : 1 SBP2 Page Table Async transmit FIFO : 48 quadlet Async receive

More information

TH-42/47/55LF6J,TH-42/47/55LF60J

TH-42/47/55LF6J,TH-42/47/55LF60J - + - + 1 2 M3 HDMI HDMI AV OUT HDMI AV OUT DVD DVD 19 3 1 18 4 2 11 12 13 14 15 16 17 18 19 10 DVD VIDEO OUT VCR AUDIO OUT L R RCA-BNC RCA-BNC Y PB PR OUT RGB OUT L R AUDIO OUT RGB DVD DVI-D PC DVI 5

More information

RM0002-J01 Real Time Clock Module RTC-4543SA/SB RTC-4543SA RTC-4543SB Q Q

RM0002-J01 Real Time Clock Module RTC-4543SA/SB RTC-4543SA RTC-4543SB Q Q RM0002-J01 Real Time Clock Module RTC-4543SA/SB RTC-4543SA RTC-4543SB Q41454351000200 Q41454361000200 本マニュアルのご使用につきましては 次の点にご留意願います 1) 本カタログの内容については 予告なく変更することがあります 量産設計の際は最新情報をご確認ください 2) 本カタログの一部 または全部を弊社に無断で転載

More information

LMC6022 Low Power CMOS Dual Operational Amplifier (jp)

LMC6022 Low Power CMOS Dual Operational Amplifier (jp) Low Power CMOS Dual Operational Amplifier Literature Number: JAJS754 CMOS CMOS (100k 5k ) 0.5mW CMOS CMOS LMC6024 100k 5k 120dB 2.5 V/ 40fA Low Power CMOS Dual Operational Amplifier 19910530 33020 23900

More information

MAX4814E DS.J

MAX4814E DS.J 19-106; Rev 0; 11/07 ± μ ± PART TEMP RANGE PIN- PACKAGE * PKG CODE ECB+ -40 C to +8 C 64 TQFP-EP* C64E-10 4.V TO.V 0.1μF DVI/HDMI 1 DVI/HDMI 2 V DD A B MODE V DD SW0 SW1 SW2 SW3 DVI/HDMI 1 DVI/HDMI 2 DVI/HDMI

More information