FINAL PROGRAM 25th Annual Workshop SWoPP / / 2012 Tottori Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2012

Size: px
Start display at page:

Download "FINAL PROGRAM 25th Annual Workshop SWoPP / / 2012 Tottori Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2012"

Transcription

1 FINAL PROGRAM 25th Annual Workshop SWoPP / / 2012 Tottori Summer United Workshops on Parallel, Distributed, and Cooperative Processing ( ) 8 3 ( ) (CPSY) (DC) (ARC) (PRO) (HPC) (OS) (EVA) (MEPA) / SWoPP SWoPP SWoPP SWoPP SWoPP SWoPP SWoPP SWoPP readme.html 1

2 SWoPP BOF BOF-1 8/1 19:10 20:40 BOF-2 8/3 12:15 13:30 SACSIS SC SACSIS2012 SACSIS SACSIS SACSIS BOF-3 8/3 19:10 20:40 ISCA 2

3 NEC IMAP International Conference on Computer Architecture(ISCA) ISCA Micro, HPCA, SC, ASPLOS, PACT SWoPP HPC OS PRO ISCA 90 IBM NII :00 SWoPP ,

4 PRO 30 PRO / 20 USB ( ) A B C D 8/1( ) 9:00 9:30 10:30(2) HPC-1 ARC-1 OS-1 10:45 12:15(3) HPC-2 ARC-2 OS-2 12:15 13:30 13:30 15:00(3) HPC-3 ARC-3 OS-3 MEPA-1 15:15 16:45(3) HPC-4 ARC-4 OS-4 MEPA-2 17:00 19:00(4) HPC-5 ARC-5 OS-5 MEPA-3 19:10 20:40 BOF-1 8/2( ) 9:00 10:30(3) HPC-6 ARC-6 OS-6 10:45 12:15(3) HPC-7 ARC-7 OS-7 12:15 13:30 13:30 15:00(3) HPC-8 ARC-8 CPSY-1 15:15 16:45(3) HPC-9 ARC-9 CPSY-2 17:00 18:30(3) HPC-10 EVA-1 CPSY-3 19:00 8/3( ) 9:00 10:30(3) HPC-11 CPSY-4 DC-1 10:45 12:15(3) HPC-12 CPSY-5 DC-2 12:15 13:30 BOF-2 13:30 15:00(3) HPC-13 CPSY-6 PRO-1 15:15 16:45(3) HPC-14 CPSY-7 PRO-2 17:00 19:00(4) HPC-15 CPSY-8 PRO-3 19:10 20:40 BOF

5 CPSY (2 13:30 18:30 C 3 9:00 18:30 B ) CPSY-1 I[ : ( )] 2 13:30 15:00 (1) 2,,,,, ( ) (2),,,,, ( ) (3) OS,, ( ) CPSY-2 II[ : ( )] 2 15:15 16:45 (4) CPU ( ) (5),, (NAIST) (6) CMA,,,, ( ) CPSY-3 GPGPU[ : ( )] 2 17:00 18:30 (7) An Optimal Parallel Prefix-sums Algorithm on the Memory Machine Models for GPUs ( ) (8) GPGPU,, ( ) (9) CUDA OpenMPC,, ( ) CPSY-4 FPGA [ : ( )] 3 9:00 10:30 (10),, ( ) (11),,,, ( ) (12),,, (NEC) CPSY-5 [ : ( )] 3 10:45 12:15 (13) RaVioli CPU GPU,, ( ) (14) ExpEther GPU, ( ),,, (NEC), ( ) (15) ( ),, ( ), ( ) CPSY-6 [ : ( )] 3 13:30 14:30 (16) TCP,, ( ) (-) TCP,, ( ) (17), (NII) CPSY-7 I[ : ( )] 3 15:15 16:45 (18) MapReduce SSS Key Value Store,, ( ) 5

6 (19), ( ) (20) MapReduce,, ( ) CPSY-8 II[ : (NEC)] 3 17:00 18:30 (21) IaaS,, ( ) (22),, ( ) (23),, ( ) DC (3 9:00 12:15 C ) DC-1 [ : ( )] 3 9:00 10:30 (1) ( ) (2) P2P Chord, ( ),, ( ) (3),,,, ( ) DC-2 [ : ( )] 3 10:45 11:45 (4) [ ] ( ) ARC (1 9: :45 B ) ARC-1 [ : ( )] 1 09:30 10:30 (1),,,, ( ) (2), ( ), ( ),, ( ) ARC-2 1[ : ( )] 1 10:45 12:15 (3) PCI EXPRESS PEARL,,,, ( ) (4) Achieving Near-Optimal Dependability with Minimal Hardware Costs in an FU Array Processor by Soft Error Rate Monitoring Tanvir Ahmed, Jun Yao, Yasuhiko Nakashima(NAIST) (5) FPGA,,,, ( ) ARC-3 [ : ] 1 13:30 15:00 (6) 1600, ( ) (7) TSV NoC, ( ) 6

7 (8) ( ), ( ),, ( ) ARC-4 [ : ] 1 15:15 16:45 (9) ( ), ( /NEC),, ( ) (10) ( ), ( ), ( ) (11),,, ( ) ARC-5 [ : ] 1 17:00 19:00 (12),,, ( ) (13) /,, ( ) (14), ( ), ( ),,, ( ) (15),,, ( ) ARC-6 [ : ] 2 9:00 10:30 (16),,,, ( ), ( ) (17) GZIP,, ( ) (18),, ( ) ARC-7 2[ : ] 2 10:45 12:15 (19), Tanvir Ahmed,, (NAIST) (20),,,, ( ) (21) Analysis of SER Improvement by Soft Error Tolerant Latches,, ( ) ARC-8 [ : ] 2 13:30 15:00 (22),,, ( ),, (( ) ),, ( ) (23) Content-Centric Networking GPGPU,, ( ) (24) RPX 1 Web,,,,, ( ) ARC-9 [ : ] 2 15:15 16:45 (25) CPU/GPU,, ( ) (26) Tightly Coupled Accelerators,,, ( ) 7

8 (27) AMBA,,, ( ) HPC (1 9: :00 A ) HPC-1 [ : ( )] 1 09:30 10:30 (1) MegaScript,,,, ( ) (2) ( ),, ( ), ( ) HPC-2 OS [ : ( )] 1 10:45 12:15 (3) OS,, ( ), ( / ) (4), ( ) (5) MassiveThreads/DM, ( ) HPC-3 [ : ( )] 1 13:30 15:00 (6) MapReduce, ( ) (7), ( ) (8) Design and Modeling of an Asynchronous Checkpointing System Kento Sato(TITECH), Adam Moody, Kathryn Mohror, Todd Gamblin, Bronis R. de Supinski(LLNL), Naoya Maruyama(RIKEN), Satoshi Matsuoka(TITECH) HPC-4 [ : ( )] 1 15:15 16:45 (9) GPU GPU/CPU,,,,, ( ), Raymond Namyst, Samuel Thibault, Olivier Aumage(INRIA Bordeaux) (10), ( ), ( ), ( ) (11), ( ), Maxime Hugues, Serge Petiton(Inria) HPC-5 [ : ( )] 1 17:00 19:00 (12) bitonic sort, ( ) (13) ExaFMM MassiveThreads, ( ), (KAUST), ( ) (14) Pwrake, ( ) (15) PGAS XcalableMP High Performance Linpack,, ( ) HPC-6 [ : ( )] 2 09:00 10:30 (16) AVX ( ), ( ),, ( ), ( ) (17) ( ), ( ),, ( ) 8

9 (18), ( ) HPC-7 [ : ( )] 2 10:45 12:15 (19),,, ( ),, ( ) (20) ( ) (21) ( ) HPC-8 1[ : ( )] 2 13:30 15:00 (22), ( ) (23) Data-Intensive Text Processing with Parallel Database System Ting Chen, Kenjiro Taura(the University of Tokyo) (24) DB, Ting Chen, ( ) HPC-9 2[ : ( IBM)] 2 15:15 16:45 (25) MapReduce SSS,,, ( ) (26), ( ) (27) mylfs, ( ) HPC-10 [ : ( )] 2 17:00 18:30 (28), ( ) (29) Infiniband, ( /JST CREST) (30),, ( ) HPC-11 1[ : ( )] 3 09:00 10:30 (31) GPU CRS, ( ) (32) ( ), (, JST/CREST), (, JST/CREST, NII) (33), ( ),, ( AICS) HPC-12 2[ : ( )] 3 10:45 12:15 (34) SOR, ( ) (35) Tree-based AMR, ( ) (36) exp(x) ( ), ( ) HPC-13 GPU[ : ( )] 3 13:30 15:00 9

10 (37) CUDA Actor ( ), ( JST CREST) (38) GPU,, ( ) (39) OpenCL,, Stanislav Sedukhin( ) HPC-14 HPC [ : ( )] 3 15:15 16:45 (40) Tree Code GPU,,, ( ), ( ) (41) GPU,, ( ), ( ) (42) CUDA OpenACC ( ), (,, JST/CREST), (, JST/CREST, NII) HPC-15 [ : ( )] 3 17:00 19:00 (43) Oakleaf-FX(FUJITSU PRIMEHPC FX10),,,,, ( ) (44) XcalableMP,,,,, ( ), ( / ) (45) Scalasca ( ), ( ) (46) SCALE GPU ( ) OS (1 9: :15 C ) OS-1 [ : ( )] 1 9:30 10:30 (1) OpenFlow,, ( ) (2) IaaS, ( ), ( / JST CREST) OS-2 OS[ : ( )] 1 10:45 12:15 (3) Mint,, ( ) (4) Tender,,, ( ) (5) AnT,,, ( ) OS-3 I/O[ : ( )] 1 13:30 15:00 (6) OS I/O,,, ( ),, ( ), ( ), ( ), ( ) (7) ( ), (NEC),, ( ) (8),, ( ) OS-4 [ : ( )] 1 15:15 16:45 10

11 (9), ( ) (10) IDS ( ), ( JSTCREST) (11),, ( ), ( ), ( ) OS-5 [ : ( )] 1 17:00 19:00 (12) VMM, ( ), ( ), ( ) (13), ( ), (NTT ), ( ) (14) VMM, ( ), ( ), ( ) (15) ( ) OS-6 [ : ( )] 2 9:00 10:30 (16) Mint,, ( ) (17) A Preliminary Study on the Design of Hierarchical Memory Management for Heterogenous Architectures,, ( ), ( ) (18),,, ( ) OS-7 [ : ( )] 2 10:45 12:15 (19),,,, ( ) (20) OS,, ( ), ( ), ( ) (21) Lineage,, ( ) PRO (3 13:30 19:15 C ) PRO-1 [ : ( )] 3 13:30 15:00 (1),,, ( ) (2), ( ) PRO-2 [ : ( )] 3 15:15 16:45 (3) SSA JavaScript,,, ( ) (4),, ( ) PRO-3 [ : ( )] 3 17:00 18:30 (5) JVM Windows, ( ) 11

12 (6) Konoha = MiniKonoha + Sugar ( ) (-),, ( ) EVA (2 17:00 18:30 B ) EVA-1 [ : ( )] 17:00 18:30 (1),,,, ( ) (2) EnergyCapping,, (NEC) MEPA (1 13:30 19:00 D ) MEPA-1 [ : ] 1 13:30 15:00 (1) Oakleaf-FX Fujitsu PRIMEHPC FX10 ( ) (2) CGS, ( ) (3) ( ), ( ), ( ), ( ), ( ), ( L),, ( ) MEPA-2 [ : ] 1 15:15 16:45 (4) ( ), ( ), ( ), ( ), ( ) (5), ( ) (6), ( ) MEPA-3 [ : ] 1 17:00 19:00 (7) Scilab,, ( ), ( ) (8) QD n ( ) (9) ( ) 12

SWoPP BOF BOF-1 8/3 19:10 BoF SWoPP : BOF-2 8/5 17:00 19:00 HW/SW 15 x5 SimMips/MieruPC M-Core/SimMc FPGA S

SWoPP BOF BOF-1 8/3 19:10 BoF SWoPP :   BOF-2 8/5 17:00 19:00 HW/SW 15 x5 SimMips/MieruPC M-Core/SimMc FPGA S FINAL PROGRAM 23rd Annual Workshop SWoPP 2010 2010 / / 2010 Kanazawa Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2010 8 3 ( ) 8 5 ( ) 920-0864 15 1 http://www.bunka-h.gr.jp/

More information

FINAL PROGRAM 22th Annual Workshop SWoPP / / 2009 Sendai Summer United Workshops on Parallel, Distributed, and Cooperative Processing

FINAL PROGRAM 22th Annual Workshop SWoPP / / 2009 Sendai Summer United Workshops on Parallel, Distributed, and Cooperative Processing FINAL PROGRAM 22th Annual Workshop SWoPP 2009 2009 / / 2009 Sendai Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2009 8 4 ( ) 8 6 ( ) 981-0933 1-2-45 http://www.forestsendai.jp

More information

A B C 21 ( ) 8:30 09:00 10:30 (3) EVA-1 HPC-1 10:40 12:10 (3) PRO-1 (2) EVA-2 HPC-2 13:40 15:10 (3) PRO-2 (2) OS-1 HPC-3 15:20 16:50 (3) PRO-3 17:35 O

A B C 21 ( ) 8:30 09:00 10:30 (3) EVA-1 HPC-1 10:40 12:10 (3) PRO-1 (2) EVA-2 HPC-2 13:40 15:10 (3) PRO-2 (2) OS-1 HPC-3 15:20 16:50 (3) PRO-3 17:35 O FINAL PROGRAM 15th Annual Workshop SWoPP 2002 2002 / / 2002 Yufuin Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2002 8 21 ( ) 23 ( ) 879-5191 http://www.kinrou.or.jp/yuhuin-heights/

More information

program.dvi

program.dvi FINAL PROGRAM 5th Annual Workshop SWoPP '92 1992 / / 1992 \HYUGA-NADA" Summer United Workshops on Parallel, Distributed, and Cooperative Processing 1992 8 19 ( )21 ( ) (CPSY) (AI) (WSI) (ARC) (OS) (NA)

More information

GPU n Graphics Processing Unit CG CAD

GPU n Graphics Processing Unit CG CAD GPU 2016/06/27 第 20 回 GPU コンピューティング講習会 ( 東京工業大学 ) 1 GPU n Graphics Processing Unit CG CAD www.nvidia.co.jp www.autodesk.co.jp www.pixar.com GPU n GPU ü n NVIDIA CUDA ü NVIDIA GPU ü OS Linux, Windows, Mac

More information

07-二村幸孝・出口大輔.indd

07-二村幸孝・出口大輔.indd GPU Graphics Processing Units HPC High Performance Computing GPU GPGPU General-Purpose computation on GPU CPU GPU GPU *1 Intel Quad-Core Xeon E5472 3.0 GHz 2 6 MB L2 cache 1600 MHz FSB 80 GFlops 1 nvidia

More information

23 Fig. 2: hwmodulev2 3. Reconfigurable HPC 3.1 hw/sw hw/sw hw/sw FPGA PC FPGA PC FPGA HPC FPGA FPGA hw/sw hw/sw hw- Module FPGA hwmodule hw/sw FPGA h

23 Fig. 2: hwmodulev2 3. Reconfigurable HPC 3.1 hw/sw hw/sw hw/sw FPGA PC FPGA PC FPGA HPC FPGA FPGA hw/sw hw/sw hw- Module FPGA hwmodule hw/sw FPGA h 23 FPGA CUDA Performance Comparison of FPGA Array with CUDA on Poisson Equation (lijiang@sekine-lab.ei.tuat.ac.jp), (kazuki@sekine-lab.ei.tuat.ac.jp), (takahashi@sekine-lab.ei.tuat.ac.jp), (tamukoh@cc.tuat.ac.jp),

More information

IPSJ SIG Technical Report Vol.2013-ARC-203 No /2/1 SMYLE OpenCL (NEDO) IT FPGA SMYLEref SMYLE OpenCL SMYLE OpenCL FPGA 1

IPSJ SIG Technical Report Vol.2013-ARC-203 No /2/1 SMYLE OpenCL (NEDO) IT FPGA SMYLEref SMYLE OpenCL SMYLE OpenCL FPGA 1 SMYLE OpenCL 128 1 1 1 1 1 2 2 3 3 3 (NEDO) IT FPGA SMYLEref SMYLE OpenCL SMYLE OpenCL FPGA 128 SMYLEref SMYLE OpenCL SMYLE OpenCL Implementation and Evaluations on 128 Cores Takuji Hieda 1 Noriko Etani

More information

1 OpenCL OpenCL 1 OpenCL GPU ( ) 1 OpenCL Compute Units Elements OpenCL OpenCL SPMD (Single-Program, Multiple-Data) SPMD OpenCL work-item work-group N

1 OpenCL OpenCL 1 OpenCL GPU ( ) 1 OpenCL Compute Units Elements OpenCL OpenCL SPMD (Single-Program, Multiple-Data) SPMD OpenCL work-item work-group N GPU 1 1 2 1, 3 2, 3 (Graphics Unit: GPU) GPU GPU GPU Evaluation of GPU Computing Based on An Automatic Program Generation Technology Makoto Sugawara, 1 Katsuto Sato, 1 Kazuhiko Komatsu, 2 Hiroyuki Takizawa

More information

B 2 Thin Q=3 0 0 P= N ( )P Q = 2 3 ( )6 N N TSUB- Hub PCI-Express (PCIe) Gen 2 x8 AME1 5) 3 GPU Socket 0 High-performance Linpack 1

B 2 Thin Q=3 0 0 P= N ( )P Q = 2 3 ( )6 N N TSUB- Hub PCI-Express (PCIe) Gen 2 x8 AME1 5) 3 GPU Socket 0 High-performance Linpack 1 TSUBAME 2.0 Linpack 1,,,, Intel NVIDIA GPU 2010 11 TSUBAME 2.0 Linpack 2CPU 3GPU 1400 Dual-Rail QDR InfiniBand TSUBAME 1.0 30 2.4PFlops TSUBAME 1.0 Linpack GPU 1.192PFlops PFlops Top500 4 Achievement of

More information

独立行政法人情報通信研究機構 Development of the Information Analysis System WISDOM KIDAWARA Yutaka NICT Knowledge Clustered Group researched and developed the infor

独立行政法人情報通信研究機構 Development of the Information Analysis System WISDOM KIDAWARA Yutaka NICT Knowledge Clustered Group researched and developed the infor 独立行政法人情報通信研究機構 KIDAWARA Yutaka NICT Knowledge Clustered Group researched and developed the information analysis system WISDOM as a research result of the second medium-term plan. WISDOM has functions that

More information

HBase Phoenix API Mars GPU MapReduce GPU Hadoop Hadoop Hadoop MapReduce : (1) MapReduce (2)JobTracker 1 Hadoop CPU GPU Fig. 1 The overview of CPU-GPU

HBase Phoenix API Mars GPU MapReduce GPU Hadoop Hadoop Hadoop MapReduce : (1) MapReduce (2)JobTracker 1 Hadoop CPU GPU Fig. 1 The overview of CPU-GPU GPU MapReduce 1 1 1, 2, 3 MapReduce GPGPU GPU GPU MapReduce CPU GPU GPU CPU GPU CPU GPU Map K-Means CPU 2GPU CPU 1.02-1.93 Improving MapReduce Task Scheduling for CPU-GPU Heterogeneous Environments Koichi

More information

untitled

untitled 2 75 IT 12 2013 1 2012 500 2015 3,000 4 12 (a) (b) 2014 2012 4 8 10 Journal of Information ProcessingJIP2015 IEEE ACM - 73 - IT 5 6 IT IT IT IPAJISAJUAS JEITAIT 12 12-74 - TV 2013 6 5 6 1 4 1 1 2 38 2

More information

DEIM Forum 2012 C2-6 Hadoop Web Hadoop Distributed File System Hadoop I/O I/O Hadoo

DEIM Forum 2012 C2-6 Hadoop Web Hadoop Distributed File System Hadoop I/O I/O Hadoo DEIM Forum 12 C2-6 Hadoop 112-86 2-1-1 E-mail: momo@ogl.is.ocha.ac.jp, oguchi@computer.org Web Hadoop Distributed File System Hadoop I/O I/O Hadoop A Study about the Remote Data Access Control for Hadoop

More information

,4) 1 P% P%P=2.5 5%!%! (1) = (2) l l Figure 1 A compilation flow of the proposing sampling based architecture simulation

,4) 1 P% P%P=2.5 5%!%! (1) = (2) l l Figure 1 A compilation flow of the proposing sampling based architecture simulation 1 1 1 1 SPEC CPU 2000 EQUAKE 1.6 50 500 A Parallelizing Compiler Cooperative Multicore Architecture Simulator with Changeover Mechanism of Simulation Modes GAKUHO TAGUCHI 1 YOUICHI ABE 1 KEIJI KIMURA 1

More information

workshop Eclipse TAU AICS.key

workshop Eclipse TAU AICS.key 11 AICS 2016/02/10 1 Bryzgalov Peter @ HPC Usability Research Team RIKEN AICS Copyright 2016 RIKEN AICS 2 3 OS X, Linux www.eclipse.org/downloads/packages/eclipse-parallel-application-developers/lunasr2

More information

iphone GPGPU GPU OpenCL Mac OS X Snow LeopardOpenCL iphone OpenCL OpenCL NVIDIA GPU CUDA GPU GPU GPU 15 GPU GPU CPU GPU iii OpenMP MPI CPU OpenCL CUDA OpenCL CPU OpenCL GPU NVIDIA Fermi GPU Fermi GPU GPU

More information

IPSJ SIG Technical Report Vol.2011-IOT-12 No /3/ , 6 Construction and Operation of Large Scale Web Contents Distribution Platfo

IPSJ SIG Technical Report Vol.2011-IOT-12 No /3/ , 6 Construction and Operation of Large Scale Web Contents Distribution Platfo 1 1 2 3 4 5 1 1, 6 Construction and Operation of Large Scale Web Contents Distribution Platform using Cloud Computing 1. ( ) 1 IT Web Yoshihiro Okamoto, 1 Naomi Terada and Tomohisa Akafuji, 1, 2 Yuko Okamoto,

More information

スライド 1

スライド 1 swk(at)ic.is.tohoku.ac.jp 2 Outline 3 ? 4 S/N CCD 5 Q Q V 6 CMOS 1 7 1 2 N 1 2 N 8 CCD: CMOS: 9 : / 10 A-D A D C A D C A D C A D C A D C A D C ADC 11 A-D ADC ADC ADC ADC ADC ADC ADC ADC ADC A-D 12 ADC

More information

PC Development of Distributed PC Grid System,,,, Junji Umemoto, Hiroyuki Ebara, Katsumi Onishi, Hiroaki Morikawa, and Bunryu U PC WAN PC PC WAN PC 1 P

PC Development of Distributed PC Grid System,,,, Junji Umemoto, Hiroyuki Ebara, Katsumi Onishi, Hiroaki Morikawa, and Bunryu U PC WAN PC PC WAN PC 1 P PC Development of Distributed PC Grid System,,,, Junji Umemoto, Hiroyuki Ebara, Katsumi Onishi, Hiroaki Morikawa, and Bunryu U PC WAN PC PC WAN PC 1 PC PC PC PC PC Key Words:Grid, PC Cluster, Distributed

More information

rank ”«‘‚“™z‡Ì GPU ‡É‡æ‡éŁÀŠñ›»

rank ”«‘‚“™z‡Ì GPU ‡É‡æ‡éŁÀŠñ›» rank GPU ERATO 2011 11 1 1 / 26 GPU rank/select wavelet tree balanced parenthesis GPU rank 2 / 26 GPU rank/select wavelet tree balanced parenthesis GPU rank 2 / 26 GPU rank/select wavelet tree balanced

More information

Core1 FabScalar VerilogHDL Cache Cache FabScalar 1 CoreConnect[2] Wishbone[3] AMBA[4] AMBA 1 AMBA ARM L2 AMBA2.0 AMBA2.0 FabScalar AHB APB AHB AMBA2.0

Core1 FabScalar VerilogHDL Cache Cache FabScalar 1 CoreConnect[2] Wishbone[3] AMBA[4] AMBA 1 AMBA ARM L2 AMBA2.0 AMBA2.0 FabScalar AHB APB AHB AMBA2.0 AMBA 1 1 1 1 FabScalar FabScalar AMBA AMBA FutureBus Improvement of AMBA Bus Frame-work for Heterogeneos Multi-processor Seto Yusuke 1 Takahiro Sasaki 1 Kazuhiko Ohno 1 Toshio Kondo 1 Abstract: The demand

More information

HP High Performance Computing(HPC)

HP High Performance Computing(HPC) ACCELERATE HP High Performance Computing HPC HPC HPC HPC HPC 1000 HPHPC HPC HP HPC HPC HPC HP HPCHP HP HPC 1 HPC HP 2 HPC HPC HP ITIDC HP HPC 1HPC HPC No.1 HPC TOP500 2010 11 HP 159 32% HP HPCHP 2010 Q1-Q4

More information

Networking Semester 802.3

Networking Semester 802.3 Networking Semester 802.3 2 ) ( Computer Hardware () () () () () () () () ()- () () () () () BIOS () Computer Software Operating Systems Windows, Linux Linux Windows OS I 1.C 2. 3. 3-1.main 3-2.printf

More information

DEIM Forum 2019 H2-2 SuperSQL SuperSQL SQL SuperSQL Web SuperSQL DBMS Pi

DEIM Forum 2019 H2-2 SuperSQL SuperSQL SQL SuperSQL Web SuperSQL DBMS Pi DEIM Forum 2019 H2-2 SuperSQL 223 8522 3 14 1 E-mail: {terui,goto}@db.ics.keio.ac.jp, toyama@ics.keio.ac.jp SuperSQL SQL SuperSQL Web SuperSQL DBMS PipelineDB SuperSQL Web Web 1 SQL SuperSQL HTML SuperSQL

More information

組込みシステムシンポジウム2011 Embedded Systems Symposium 2011 ESS /10/20 FPGA Android Android Java FPGA Java FPGA Dalvik VM Intel Atom FPGA PCI Express DM

組込みシステムシンポジウム2011 Embedded Systems Symposium 2011 ESS /10/20 FPGA Android Android Java FPGA Java FPGA Dalvik VM Intel Atom FPGA PCI Express DM Android Android Java Java Dalvik VM Intel Atom PCI Express DMA 1.25 Gbps Atom Android Java Acceleration with an Accelerator in an Android Mobile Terminal Keisuke Koike, Atsushi Ohta, Kohta Ohshima, Kaori

More information

untitled

untitled Power Wall HPL1 10 B/F EXTREMETECH Supercomputing director bets $2,000 that we won t have exascale computing by 2020 One of the biggest problems standing in our way is power. [] http://www.extremetech.com/computing/155941

More information

★20052G1.doc

★20052G1.doc Office I Office Application I: Word Processor Windows IME Word web 2002() FOM Programming C C C CQ Operating Systems I Windows, Linux OS I Linux OS Linux Linux vi X-Window i-node Linux/UNIX ISBN4-7973-2742-1

More information

supercomputer2010.ppt

supercomputer2010.ppt nanri@cc.kyushu-u.ac.jp 1 !! : 11 12! : nanri@cc.kyushu-u.ac.jp! : Word 2 ! PC GPU) 1997 7 http://wiredvision.jp/news/200806/2008062322.html 3 !! (Cell, GPU )! 4 ! etc...! 5 !! etc. 6 !! 20km 40 km ) 340km

More information

GPGPU

GPGPU GPGPU 2013 1008 2015 1 23 Abstract In recent years, with the advance of microscope technology, the alive cells have been able to observe. On the other hand, from the standpoint of image processing, the

More information

Vol.214-HPC-145 No /7/3 C #pragma acc directive-name [clause [[,] clause] ] new-line structured block Fortran!$acc directive-name [clause [[,] c

Vol.214-HPC-145 No /7/3 C #pragma acc directive-name [clause [[,] clause] ] new-line structured block Fortran!$acc directive-name [clause [[,] c Vol.214-HPC-145 No.45 214/7/3 OpenACC 1 3,1,2 1,2 GPU CUDA OpenCL OpenACC OpenACC High-level OpenACC CPU Intex Xeon Phi K2X GPU Intel Xeon Phi 27% K2X GPU 24% 1. TSUBAME2.5 CPU GPU CUDA OpenCL CPU OpenMP

More information

1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15. 1. 2. 3. 16 17 18 ( ) ( 19 ( ) CG PC 20 ) I want some rice. I want some lice. 21 22 23 24 2001 9 18 3 2000 4 21 3,. 13,. Science/Technology, Design, Experiments,

More information

-1-1 1 1 1 1 12 31 2 2 3 4

-1-1 1 1 1 1 12 31 2 2 3 4 2007 -1-1 1 1 1 1 12 31 2 2 3 4 -2-5 6 CPU 3 Windows98 1 -3-2. 3. -4-4 2 5 1 1 1 -5- 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000-6- -7-1 Windows 2 -8-1 2 3 4 - - 100,000 200,000 500,000

More information

IPSJ SIG Technical Report Vol.2017-ARC-225 No.12 Vol.2017-SLDM-179 No.12 Vol.2017-EMB-44 No /3/9 1 1 RTOS DefensiveZone DefensiveZone MPU RTOS

IPSJ SIG Technical Report Vol.2017-ARC-225 No.12 Vol.2017-SLDM-179 No.12 Vol.2017-EMB-44 No /3/9 1 1 RTOS DefensiveZone DefensiveZone MPU RTOS 1 1 RTOS DefensiveZone DefensiveZone MPU RTOS RTOS OS Lightweight partitioning architecture for automotive systems Suzuki Takehito 1 Honda Shinya 1 Abstract: Partitioning using protection RTOS has high

More information

Real AdaBoost HOG 2009 3 A Graduation Thesis of College of Engineering, Chubu University Efficient Reducing Method of HOG Features for Human Detection based on Real AdaBoost Chika Matsushima ITS Graphics

More information

untitled

untitled 16 4 1 17 1 50 -1- -2- -3- -4- -5- -6- -7- 1 2-8- -9- -10- -11- Web -12- (1) (2)(1) (3) (4) (1)()(2) (3)(4) -13- -14- -15- -16- -17- -18- -19- -20- -21- -22- -23- (2)(1) (3) -24- -25- -26- -27- -28- -29-

More information

IPSJ SIG Technical Report Vol.2012-ARC-202 No.13 Vol.2012-HPC-137 No /12/13 Tightly Coupled Accelerators 1,a) 1,b) 1,c) 1,d) GPU HA-PACS

IPSJ SIG Technical Report Vol.2012-ARC-202 No.13 Vol.2012-HPC-137 No /12/13 Tightly Coupled Accelerators 1,a) 1,b) 1,c) 1,d) GPU HA-PACS Tightly Coupled Accelerators 1,a) 1,b) 1,c) 1,d) HA-PACS 2012 2 HA-PACS TCA (Tightly Coupled Accelerators) TCA PEACH2 1. (Graphics Processing Unit) HPC GP(General Purpose ) TOP500 [1] CPU PCI Express (PCIe)

More information

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux

More information

untitled

untitled A = QΛQ T A n n Λ Q A = XΛX 1 A n n Λ X GPGPU A 3 T Q T AQ = T (Q: ) T u i = λ i u i T {λ i } {u i } QR MR 3 v i = Q u i A {v i } A n = 9000 Quad Core Xeon 2 LAPACK (4/3) n 3 O(n 2 ) O(n 3 ) A {v i }

More information

21 1 2 1 2

21 1 2 1 2 21 1 2 1 2 1 2 3 ( ) 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 210 0.0 0.0 22 23 25 27 28 29 30 31 32 33 34 35 36 74 pp.4362003.10 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 141224 14 48 10

More information

DEIM Forum 2017 E Netflix (Video on Demand) IP 4K [1] Video on D

DEIM Forum 2017 E Netflix (Video on Demand) IP 4K [1] Video on D DEIM Forum 2017 E1-1 700-8530 3-1-1 E-mail: inoue-y@mis.cs.okayama-u.ac.jp, gotoh@cs.okayama-u.ac.jp 1. Netflix (Video on Demand) IP 4K [1] Video on Demand ( VoD) () 2. 2. 1 VoD VoD 2. 2 AbemaTV VoD VoD

More information

設計現場からの課題抽出と提言 なぜ開発は遅れるか?その解決策は?

設計現場からの課題抽出と提言 なぜ開発は遅れるか?その解決策は? Work in Progress - Do not publish STRJ WS: March 4, 2004, WG1 1 WG1: NEC STARC STARC Work in Progress - Do not publish STRJ WS: March 4, 2004, WG1 2 WG1 ITRS Design System Drivers SoC EDA Work in Progress

More information

統合運用管理ソフトウェア FUJITSU Software Systemwalker 総合カタログ

統合運用管理ソフトウェア FUJITSU Software Systemwalker 総合カタログ FUJITSU Software Systemwalker FUJITSU Software Systemwalker ICT ICTICT ICT ICT FUJITSU Software SystemwalkerICTICT ICT ICT ICT ICT 1 Systemwalker ICT ICT ICT ICT ICT Systemwalker ICT ICT ICT ICT ICT ICT

More information

IPSJ SIG Technical Report Vol.2016-HPC-155 No /8/10 FPGA 1,a) FPGA(Field Programmable Gate Array) FPGA OpenCL FPGA FPGA OpenCL FPGA 1. CP

IPSJ SIG Technical Report Vol.2016-HPC-155 No /8/10 FPGA 1,a) FPGA(Field Programmable Gate Array) FPGA OpenCL FPGA FPGA OpenCL FPGA 1. CP FPGA 1,a) 1 1 1 FPGA(Field Programmable Gate Array) FPGA OpenCL FPGA FPGA OpenCL FPGA 1. CPU GPGPU HPC FPGA (Field Programmable Gate Array) FPGA FPGA FPGA Catapult[1] HPC FPGA [3], [4] FPGA Verilog HDL

More information

5988_7780JA.qxd

5988_7780JA.qxd PCI Express PCI Express PCI /OS PCI Express 1. PCI Express 1000 PCI PCI-X CPU 10 GHz PCI Express PCI PCI Express PCI ExpressPCI/PCI-X33/133 MHz 2.5 Gbps PCI Express32 80 Gbps PCI Express Point-to- Point

More information

SEJulyMs更新V7

SEJulyMs更新V7 1 2 ( ) Quantitative Characteristics of Software Process (Is There any Myth, Mystery or Anomaly? No Silver Bullet?) Zenya Koono and Hui Chen A process creates a product. This paper reviews various samples

More information

21 20 20413525 22 2 4 i 1 1 2 4 2.1.................................. 4 2.1.1 LinuxOS....................... 7 2.1.2....................... 10 2.2........................ 15 3 17 3.1.................................

More information

b n m, m m, b n 3

b n m, m m, b n 3 13th Annual Worlds of Flavor International Conference & Festival z x c v z x c v 2 b n m, m m, b n 3 . 0 1 2 3 4 5. 0 1 2 3 4 4 5 6 7 8 6 7 8 5 9 0 1 2 3 9 0 1 2 3 6 4 5 6 7 8 4 5 6 7 8 9 7 0 1 2 3 9 0

More information

海保英孝223‐241/223‐241

海保英孝223‐241/223‐241 1. (2005, 2006) (Balanced Scorecard, BSC) (Performance Management) BSC Harvard Business Review Kaplan and Norton (1992) Analog Devices Arthur M. Schneiderman 2000; SchneidermanKaplan and Norton (2000)

More information

Run-Based Trieから構成される 決定木の枝刈り法

Run-Based Trieから構成される  決定木の枝刈り法 Run-Based Trie 2 2 25 6 Run-Based Trie Simple Search Run-Based Trie Network A Network B Packet Router Packet Filtering Policy Rule Network A, K Network B Network C, D Action Permit Deny Permit Network

More information

! 行行 CPUDSP PPESPECell/B.E. CPUGPU 行行 SIMD [SSE, AltiVec] 用 HPC CPUDSP PPESPE (Cell/B.E.) SPE CPUGPU GPU CPU DSP DSP PPE SPE SPE CPU DSP SPE 2

! 行行 CPUDSP PPESPECell/B.E. CPUGPU 行行 SIMD [SSE, AltiVec] 用 HPC CPUDSP PPESPE (Cell/B.E.) SPE CPUGPU GPU CPU DSP DSP PPE SPE SPE CPU DSP SPE 2 ! OpenCL [Open Computing Language] 言 [OpenCL C 言 ] CPU, GPU, Cell/B.E.,DSP 言 行行 [OpenCL Runtime] OpenCL C 言 API Khronos OpenCL Working Group AMD Broadcom Blizzard Apple ARM Codeplay Electronic Arts Freescale

More information

IPSJ SIG Technical Report Vol.2009-DPS-141 No.23 Vol.2009-GN-73 No.23 Vol.2009-EIP-46 No /11/27 t-room t-room 2 Development of

IPSJ SIG Technical Report Vol.2009-DPS-141 No.23 Vol.2009-GN-73 No.23 Vol.2009-EIP-46 No /11/27 t-room t-room 2 Development of t-room 1 2 2 2 2 1 1 2 t-room 2 Development of Assistant System for Ensemble in t-room Yosuke Irie, 1 Shigemi Aoyagi, 2 Toshihiro Takada, 2 Keiji Hirata, 2 Katsuhiko Kaji, 2 Shigeru Katagiri 1 and Miho

More information

P2P P2P peer peer P2P peer P2P peer P2P i

P2P P2P peer peer P2P peer P2P peer P2P i 26 P2P Proposed a system for the purpose of idle resource utilization of the computer using the P2P 1150373 2015 2 27 P2P P2P peer peer P2P peer P2P peer P2P i Abstract Proposed a system for the purpose

More information

1 GPU GPGPU GPU CPU 2 GPU 2007 NVIDIA GPGPU CUDA[3] GPGPU CUDA GPGPU CUDA GPGPU GPU GPU GPU Graphics Processing Unit LSI LSI CPU ( ) DRAM GPU LSI GPU

1 GPU GPGPU GPU CPU 2 GPU 2007 NVIDIA GPGPU CUDA[3] GPGPU CUDA GPGPU CUDA GPGPU GPU GPU GPU Graphics Processing Unit LSI LSI CPU ( ) DRAM GPU LSI GPU GPGPU (I) GPU GPGPU 1 GPU(Graphics Processing Unit) GPU GPGPU(General-Purpose computing on GPUs) GPU GPGPU GPU ( PC ) PC PC GPU PC PC GPU GPU 2008 TSUBAME NVIDIA GPU(Tesla S1070) TOP500 29 [1] 2009 AMD

More information

1 Kinect for Windows M = [X Y Z] T M = [X Y Z ] T f (u,v) w 3.2 [11] [7] u = f X +u Z 0 δ u (X,Y,Z ) (5) v = f Y Z +v 0 δ v (X,Y,Z ) (6) w = Z +

1 Kinect for Windows M = [X Y Z] T M = [X Y Z ] T f (u,v) w 3.2 [11] [7] u = f X +u Z 0 δ u (X,Y,Z ) (5) v = f Y Z +v 0 δ v (X,Y,Z ) (6) w = Z + 3 3D 1,a) 1 1 Kinect (X, Y) 3D 3D 1. 2010 Microsoft Kinect for Windows SDK( (Kinect) SDK ) 3D [1], [2] [3] [4] [5] [10] 30fps [10] 3 Kinect 3 Kinect Kinect for Windows SDK 3 Microsoft 3 Kinect for Windows

More information

HP Workstation 総合カタログ

HP Workstation 総合カタログ HP Workstation E5 v2 Z Z SFF E5 v2 2 HP Windows Z 3 Performance Innovation Reliability 3 HPZ HP HP Z820 Workstation P.11 HP Z620 Workstation & CPU P.12 HP Z420 Workstation P.13 17.3in WIDE HP ZBook 17

More information

26102 (1/2) LSISoC: (1) (*) (*) GPU SIMD MIMD FPGA DES, AES (2/2) (2) FPGA(8bit) (ISS: Instruction Set Simulator) (3) (4) LSI ECU110100ECU1 ECU ECU ECU ECU FPGA ECU main() { int i, j, k for { } 1 GP-GPU

More information

untitled

untitled AMD HPC GP-GPU Opteron HPC 2 1 AMD Opteron 85 FLOPS 10,480 TOP500 16 T2K 95 FLOPS 10,800 140 FLOPS 15,200 61 FLOPS 7,200 3 Barcelona 4 2 AMD Opteron CPU!! ( ) L1 5 2003 2004 2005 2006 2007 2008 2009 2010

More information

Ver. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,,

Ver. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,, PowerEdge R730 Contents RAID /RAID & PCIe GPU OS P3-5 P6 P7 P8 P9-10 P11-16 P17-55 P56 P57-66 P67-69 P70-72 P72 P73 P74-77 P78-81 P82-88 P88-89 P90-91 V3.8 Apr. 2017 2017 4 28 2016 4 22 Ver. 3.8 Ver. 1.0

More information

Ver. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI,

Ver. 3.8 Ver NOTE E v3 2.4GHz, 20M cache, 8.00GT/s QPI,, HT, 8C/16T 85W E v3 1.6GHz, 15M cache, 6.40GT/s QPI, PowerEdge T630 Contents RAID /RAID & PCIe GPU OS v3.8 Apr. 2017 P3-5 P6 P7 P8-9 P10-11 P12-16 P17-79 P80-85 P86-87 P88-90 P90 P91-92 P93-96 P97-100 P101-107 P107-108 P109-110 2017 4 28 2016 4 22 Ver. 3.8

More information

ii

ii I05-010 : 19 1 ii k + 1 2 DS 198 20 32 1 1 iii ii iv v vi 1 1 2 2 3 3 3.1.................................... 3 3.2............................. 4 3.3.............................. 6 3.4.......................................

More information

book.dvi

book.dvi P2P Web Proxy 1120180 24 3 16 1 3 2 5 2.1 Web........................ 5 2.2 Web Proxy.................................... 10 2.2.1 P2P Web Proxy.............................. 11 3 P2P Web Proxy 13 3.1...................................

More information

スパコンに通じる並列プログラミングの基礎

スパコンに通じる並列プログラミングの基礎 2016.06.06 2016.06.06 1 / 60 2016.06.06 2 / 60 Windows, Mac Unix 0444-J 2016.06.06 3 / 60 Part I Unix GUI CUI: Unix, Windows, Mac OS Part II 0444-J 2016.06.06 4 / 60 ( : ) 6 6 ( ) 6 10 6 16 SX-ACE 6 17

More information

DEIM Forum 2017 H ,

DEIM Forum 2017 H , DEIM Forum 217 H5-4 113 8656 7 3 1 153 855 4 6 1 3 2 1 2 E-mail: {satoyuki,haya,kgoda,kitsure}@tkl.iis.u-tokyo.ac.jp,.,,.,,.,, 1.. 1956., IBM IBM RAMAC 35 IBM 35 24 5, 5MB. 1961 IBM 131,,, IBM 35 13.,

More information

IPSJ SIG Technical Report Vol.2016-HPC-153 No /3/1 FPGA 1,a) FPGA(Field Programmable Gate Array) FPGA HPC OpenCL FPGA HPC FPGA FEM CG Open

IPSJ SIG Technical Report Vol.2016-HPC-153 No /3/1 FPGA 1,a) FPGA(Field Programmable Gate Array) FPGA HPC OpenCL FPGA HPC FPGA FEM CG Open FPGA 1,a) 1 1 1 FPGA(Field Programmable Gate Array) FPGA HPC OpenCL FPGA HPC FPGA FEM CG OpenCL FPGA 1. CPU(Central Processing Unit) GPU(Graphics Processing Unit) HPC FPGA (Field Programmable Gate Array)

More information

IBISML 20 (IBIS2017) 6 IBISML 4 CANDAR2017 (Graph Golf 2017) CW WSSM AI Author s Toolkit Writing Better Techn

IBISML 20 (IBIS2017) 6 IBISML 4 CANDAR2017 (Graph Golf 2017) CW WSSM AI Author s Toolkit Writing Better Techn ISSN Print ISSN 2189-9797 ISSN ISSN 2189-9819 https://www.jstage.jst.go.jp/browse/ieiceissjournal/-char/ja/ c 2018 30 2 1 22 4 89 22 4 89 3 IBISML 20 (IBIS2017) 6 IBISML 4 CANDAR2017 (Graph Golf 2017)

More information

[1], B0TB2053, 20014 3 31. i

[1], B0TB2053, 20014 3 31. i B0TB2053 20014 3 31 [1], B0TB2053, 20014 3 31. i 1 1 2 3 2.1........................ 3 2.2........................... 3 2.3............................. 4 2.3.1..................... 4 2.3.2....................

More information

Vol.55 No (Jan. 2014) saccess 6 saccess 7 saccess 2. [3] p.33 * B (A) (B) (C) (D) (E) (F) *1 [3], [4] Web PDF a m

Vol.55 No (Jan. 2014) saccess 6 saccess 7 saccess 2. [3] p.33 * B (A) (B) (C) (D) (E) (F) *1 [3], [4] Web PDF   a m Vol.55 No.1 2 15 (Jan. 2014) 1,a) 2,3,b) 4,3,c) 3,d) 2013 3 18, 2013 10 9 saccess 1 1 saccess saccess Design and Implementation of an Online Tool for Database Education Hiroyuki Nagataki 1,a) Yoshiaki

More information

情報処理学会研究報告 IPSJ SIG Technical Report Vol.2013-HPC-139 No /5/29 Gfarm/Pwrake NICT NICT 10TB 100TB CPU I/O HPC I/O NICT Gf

情報処理学会研究報告 IPSJ SIG Technical Report Vol.2013-HPC-139 No /5/29 Gfarm/Pwrake NICT NICT 10TB 100TB CPU I/O HPC I/O NICT Gf Gfarm/Pwrake NICT 1 1 1 1 2 2 3 4 5 5 5 6 NICT 10TB 100TB CPU I/O HPC I/O NICT Gfarm Gfarm Pwrake A Parallel Processing Technique on the NICT Science Cloud via Gfarm/Pwrake KEN T. MURATA 1 HIDENOBU WATANABE

More information

2reN-A14.dvi

2reN-A14.dvi 340 30 1 SP2-N 2015 Onomatoperori : Ranking Cooking Recipes by using Onomatopoeias which Express their Tastes and Textures Chiemi Watanabe Satoshi Nakamura Graduate School of Systems and Information Engineering,

More information

IPSJ SIG Technical Report Vol.2018-ARC-231 No /6/ TM HTM Tx HTM Tx read write Tx Tx Tx read write LogTM 63.6% 38.8% 1. Transaction

IPSJ SIG Technical Report Vol.2018-ARC-231 No /6/ TM HTM Tx HTM Tx read write Tx Tx Tx read write LogTM 63.6% 38.8% 1. Transaction 1 1 1 2 3 1 TM HTM Tx HTM Tx read write Tx Tx Tx read write LogTM 63.6% 38.8% 1. Transactional Memory TM [1] TM Transaction Tx TM 1 Nagoya Institute of Technology 2 Nagoya University 3 National Institute

More information

2014 2

2014 2 2014 2 Web Web 1 1 1 1.1................................... 1 1.2.................................... 1 1.3.............................. 1 1.4.................................... 2 1.5...................................

More information

SA B A B ( A B ) AB( A B) AB AB S A B A B A B A B ( A B ) ( A B) (S A) (S B) S ( A B) ( y 1 + y 2 + y 3 + y 5 ) mod2( y 1 + y 2 + y 4 + y 6 ) mod2( y

SA B A B ( A B ) AB( A B) AB AB S A B A B A B A B ( A B ) ( A B) (S A) (S B) S ( A B) ( y 1 + y 2 + y 3 + y 5 ) mod2( y 1 + y 2 + y 4 + y 6 ) mod2( y S A BA B A B A B A B A B A S A A BAB A B ( A B ) ( A B) ( S A ) ( S B ) S ( A B) 4x 1 x 2 x 3 x 4 ( x 1 + x 2 + x 3 + x 5 ) mod2 = 0 ( x 1 + x 2 + x 4 + x 6 ) mod2 = 0 ( x 2 + x 3 + x 4 + x 7 ) mod2 =

More information

2

2 Copyright 2008 Nara Institute of Science and Technology / Osaka University 2 Copyright 2008 Nara Institute of Science and Technology / Osaka University CHAOS Report in US 1994 http://www.standishgroup.com/sample_research/

More information

EGunGPU

EGunGPU Super Computing in Accelerator simulations - Electron Gun simulation using GPGPU - K. Ohmi, KEK-Accel Accelerator Physics seminar 2009.11.19 Super computers in KEK HITACHI SR11000 POWER5 16 24GB 16 134GFlops,

More information

橡最新卒論

橡最新卒論 Research of improving of recognition ability in Face recognition system Abstract The age when baiometrics was used as a password came today. Because various baiometrics such as a voice, a fingerprint,

More information

第7回TB分科会/資料2-3「NICT保有データの利活用について」

第7回TB分科会/資料2-3「NICT保有データの利活用について」 data NW data DATA Sensor data DB data Testbed/Cloud App Tool Device VALUE Parallel Processing Pwrake To create pyramid tile image files Crawler (NICTY/DLA) Numerical files (HSF, netcdf) Graphic files

More information

2. CABAC CABAC CABAC 1 1 CABAC Figure 1 Overview of CABAC 2 DCT 2 0/ /1 CABAC [3] 3. 2 値化部 コンテキスト計算部 2 値算術符号化部 CABAC CABAC

2. CABAC CABAC CABAC 1 1 CABAC Figure 1 Overview of CABAC 2 DCT 2 0/ /1 CABAC [3] 3. 2 値化部 コンテキスト計算部 2 値算術符号化部 CABAC CABAC H.264 CABAC 1 1 1 1 1 2, CABAC(Context-based Adaptive Binary Arithmetic Coding) H.264, CABAC, A Parallelization Technology of H.264 CABAC For Real Time Encoder of Moving Picture YUSUKE YATABE 1 HIRONORI

More information

Shonan Institute of Technology MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 Ships1 * ** ** ** Development of a Small-Mid Range Paral

Shonan Institute of Technology MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 Ships1 * ** ** ** Development of a Small-Mid Range Paral MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 Ships1 * ** ** ** Development of a Small-Mid Range Parallel Computer Ships1 Makoto OYA*, Hiroto MATSUBARA**, Kazuyoshi SAKURAI** and Yu KATO**

More information

08+11Extra

08+11Extra A - - #8 bit, Byte, Yutaka Yasuda bit : データの最小単位 1bit = 最小状態の単位 = 二進一桁 コンピュータ内部は電気配線 配線に電気が通っている いな い だけで処理 状態は2種 二値 二進 動作にうまく対応 二進一桁を配線一本で実現 0と1 二進数 で動作 の実体 1bit = 二進一桁 = 配線一本 Byte : Byte bit 8 1 Byte

More information

IPSJ SIG Technical Report Vol.2011-EC-19 No /3/ ,.,., Peg-Scope Viewer,,.,,,,. Utilization of Watching Logs for Support of Multi-

IPSJ SIG Technical Report Vol.2011-EC-19 No /3/ ,.,., Peg-Scope Viewer,,.,,,,. Utilization of Watching Logs for Support of Multi- 1 3 5 4 1 2 1,.,., Peg-Scope Viewer,,.,,,,. Utilization of Watching Logs for Support of Multi-View Video Contents Kosuke Niwa, 1 Shogo Tokai, 3 Tetsuya Kawamoto, 5 Toshiaki Fujii, 4 Marutani Takafumi,

More information

1 Hybrid Memory Cube HMC CPU HMC 2. Hybrid Memory Cube HMC 2.1 Hybrid Memory Cube (HMC) Micron HMC DDR DRAM TSV I/O HMC 1 1 (Vault ) 4 4 HMC DDR

1 Hybrid Memory Cube HMC CPU HMC 2. Hybrid Memory Cube HMC 2.1 Hybrid Memory Cube (HMC) Micron HMC DDR DRAM TSV I/O HMC 1 1 (Vault ) 4 4 HMC DDR 3 1 2 3 1 Micron 3 Hybrid Memory Cube (HMC) HPC SPARC64 XIfx HMC CPU SPARC 64XIfx HMC CPU HMC 1. CPU DRAM 3 LSI 3 Wide I/O[1] Hybrid Memory Cube (HMC)[2], [3] 3 3 CPU DIMM HMC CPU DRAM 4 8 CPU 1 Graduate

More information

冬_予稿集_第54回プログラミング・シンポジウム.indd

冬_予稿集_第54回プログラミング・シンポジウム.indd Mini Konoha: 究極のスクリプト言語にむけて Mini Konoha Konoha/KonohaScript 1. はじめに Mini Konoha F104 F104 1950 2006 Konoha Konoha Konoha HPC HPC Mini Konoha 3 Konoha, KonohaScript Mini Konoha Mini Konoha 2 3 4 5 JST/DEOS

More information

IPSJ SIG Technical Report Vol.2009-CVIM-167 No /6/10 Real AdaBoost HOG 1 1 1, 2 1 Real AdaBoost HOG HOG Real AdaBoost HOG A Method for Reducing

IPSJ SIG Technical Report Vol.2009-CVIM-167 No /6/10 Real AdaBoost HOG 1 1 1, 2 1 Real AdaBoost HOG HOG Real AdaBoost HOG A Method for Reducing Real AdaBoost HOG 1 1 1, 2 1 Real AdaBoost HOG HOG Real AdaBoost HOG A Method for Reducing number of HOG Features based on Real AdaBoost Chika Matsushima, 1 Yuji Yamauchi, 1 Takayoshi Yamashita 1, 2 and

More information

Publish/Subscribe KiZUNA P2P 2 Publish/Subscribe KiZUNA 2. KiZUNA 1 Skip Graph BF Skip Graph BF Skip Graph Skip Graph Skip Graph DDLL 2.1 Skip Graph S

Publish/Subscribe KiZUNA P2P 2 Publish/Subscribe KiZUNA 2. KiZUNA 1 Skip Graph BF Skip Graph BF Skip Graph Skip Graph Skip Graph DDLL 2.1 Skip Graph S KiZUNA: P2P 1,a) 1 1 1 P2P KiZUNA KiZUNA Pure P2P P2P 1 Skip Graph ALM(Application Level Multicast) Pub/Sub, P2P Skip Graph, Bloom Filter KiZUNA: An Implementation of Distributed Microblogging Service

More information

IPSJ SIG Technical Report Vol.2013-HPC-138 No /2/21 GPU CRS 1,a) 2,b) SpMV GPU CRS SpMV GPU NVIDIA Kepler CUDA5.0 Fermi GPU Kepler Kepler Tesla

IPSJ SIG Technical Report Vol.2013-HPC-138 No /2/21 GPU CRS 1,a) 2,b) SpMV GPU CRS SpMV GPU NVIDIA Kepler CUDA5.0 Fermi GPU Kepler Kepler Tesla GPU CRS 1,a),b) SpMV GPU CRS SpMV GPU NVIDIA Kepler CUDA5.0 Fermi GPU Kepler Kepler Tesla K0 CUDA5.0 cusparse CRS SpMV 00 1.86 177 1. SpMV SpMV CRS Compressed Row Storage *1 SpMV GPU GPU NVIDIA Kepler

More information

本機をお使いの方へ

本機をお使いの方へ MA46H/S Windows 98 / NT 4.0 Windows 98 / NT 4.0 MA46H/S BIOS 1999 10 808-877675-132-A 3 AT 6. 1. BIOS P.7 1. Windows 98 Windows Windows 98 Microsoft Windows 98 Windows NT 4.0 Microsoft Windows NT Workstation

More information

211 年ハイパフォーマンスコンピューティングと計算科学シンポジウム Computing Symposium 211 HPCS /1/18 a a 1 a 2 a 3 a a GPU Graphics Processing Unit GPU CPU GPU GPGPU G

211 年ハイパフォーマンスコンピューティングと計算科学シンポジウム Computing Symposium 211 HPCS /1/18 a a 1 a 2 a 3 a a GPU Graphics Processing Unit GPU CPU GPU GPGPU G 211 年ハイパフォーマンスコンピューティングと計算科学シンポジウム Computing Symposium 211 HPCS211 211/1/18 GPU 4 8 BLAS 4 8 BLAS Basic Linear Algebra Subprograms GPU Graphics Processing Unit 4 8 double 2 4 double-double DD 4 4 8 quad-double

More information

情報処理学会研究報告 IPSJ SIG Technical Report Vol.2015-DBS-162 No /11/26 1,a) 1,b) EM Designing and developing an interactive data minig tool for rapid r

情報処理学会研究報告 IPSJ SIG Technical Report Vol.2015-DBS-162 No /11/26 1,a) 1,b) EM Designing and developing an interactive data minig tool for rapid r 1,a) 1,b) EM Designing and developing an interactive data minig tool for rapid repeating trials Daishi Kato 1,a) Miki Kiyokazu 1,b) Abstract: Data mining has got attention for finding rules and knowledge

More information

B

B B 27 1153021 28 2 10 1 1 5 1.1 CPU................. 5 1.2.... 5 1.3.... 6 1.4.. 7 1.5................................ 8 2 9 2.1.................................. 9 2.2............................ 10 2.3............................

More information

Chip Size and Performance Evaluations of Shared Cache for On-chip Multiprocessor Takahiro SASAKI, Tomohiro INOUE, Nobuhiko OMORI, Tetsuo HIRONAKA, Han

Chip Size and Performance Evaluations of Shared Cache for On-chip Multiprocessor Takahiro SASAKI, Tomohiro INOUE, Nobuhiko OMORI, Tetsuo HIRONAKA, Han Chip Size and Performance Evaluations of Shared Cache for On-chip Multiprocessor Takahiro SASAKI, Tomohiro INOUE, Nobuhiko OMORI, Tetsuo HIRONAKA, Hans J. MATTAUSCH, and Tetsushi KOIDE 1 1 2 0.5 µm CMOS

More information

IPSJ SIG Technical Report Vol.2009-DPS-141 No.20 Vol.2009-GN-73 No.20 Vol.2009-EIP-46 No /11/27 1. MIERUKEN 1 2 MIERUKEN MIERUKEN MIERUKEN: Spe

IPSJ SIG Technical Report Vol.2009-DPS-141 No.20 Vol.2009-GN-73 No.20 Vol.2009-EIP-46 No /11/27 1. MIERUKEN 1 2 MIERUKEN MIERUKEN MIERUKEN: Spe 1. MIERUKEN 1 2 MIERUKEN MIERUKEN MIERUKEN: Speech Visualization System Based on Augmented Reality Yuichiro Nagano 1 and Takashi Yoshino 2 As the spread of the Augmented Reality(AR) technology and service,

More information

() [: ] 1A - 12:55-14:35 2A - 14:50-16:50 3A - 17:05-19:05 1B 12:55-14:35 2B 14:50-16:50 3B P2P 17:05-19:05 1C SNS 12:55-14:35 2C 14:50-16:5

() [: ] 1A - 12:55-14:35 2A - 14:50-16:50 3A - 17:05-19:05 1B 12:55-14:35 2B 14:50-16:50 3B P2P 17:05-19:05 1C SNS 12:55-14:35 2C 14:50-16:5 DICOMO2013 (DICOMO2013) 2013710 ()12() 15-1 2013 7 10 () [: ] 1A - 12:55-14:35 2A - 14:50-16:50 3A - 17:05-19:05 1B 12:55-14:35 2B 14:50-16:50 3B P2P 17:05-19:05 1C SNS 12:55-14:35 2C 14:50-16:50 3C 17:05-19:05

More information

2ndD3.eps

2ndD3.eps CUDA GPGPU 2012 UDX 12/5/24 p. 1 FDTD GPU FDTD GPU FDTD FDTD FDTD PGI Acceralator CUDA OpenMP Fermi GPU (Tesla C2075/C2070, GTX 580) GT200 GPU (Tesla C1060, GTX 285) PC GPGPU 2012 UDX 12/5/24 p. 2 FDTD

More information

FabHetero FabHetero FabHetero FabCache FabCache SPEC2000INT IPC FabCache 0.076%

FabHetero FabHetero FabHetero FabCache FabCache SPEC2000INT IPC FabCache 0.076% 2013 (409812) FabHetero FabHetero FabHetero FabCache FabCache SPEC2000INT 6 1000 IPC FabCache 0.076% Abstract Single-ISA heterogeneous multi-core processors are increasing importance in the processor architecture.

More information

template.dvi

template.dvi XXVI W I D E P R O J E C T 26 26 1 WIDE 2010 1 WIDE WIDE Cloud 2010 2 3 4 5 6 NAT64 7 2 2010 7 2 WIDE 2.1 WIDE WIDE WIDE WIDE 50 2.2 WIDE 13:00 14:45 IaaS 15:00 16:45 WIDE StarBED 17:00 19:00 2.3 193

More information