ACE Associated Computer Experts bv
|
|
|
- あきみ えいさか
- 5 years ago
- Views:
Transcription
1 CoSy Application CoSy Marcel Beemster/Yoichi Sugiyama ACE Associated Compiler Experts & Japan Novel Corporation contact: Parallel Architecture
2 2
3 VLIW SIMD MIMD 3
4 MIMD HW DSP VLIW/ILP (RISC) SPMD HPF SIMD 4
5 5
6 6
7 CoSy 7
8 CoSy ACE 8
9 9 CoSy
10 CoSy 2003 CoSy 8051 ARM. MIPS..... TMS320C54x StarCore Teak... TriMedia... CoSy µc RISC DSP VLIW 10
11 CoSy RISC ( ) ( ) ( ) 11
12 CoSy DSP ( ) ( ) ( ) 12
13 CoSy VLIW 13
14 14 void func(float * restrict p, float * q, float * r) { int i; for (i = 0; i < 10; i++) { *p++ = *q++ * *r++; } } func: save %sp,-104,%sp add %g0,10,%l5.l1:! --- cycle ld [%i2+0],%f0 ld [%i1+0],%f1 add %i2,4,%i2! --- cycle add %i1,4,%i1! --- cycle fmuls %f0,%f1,%f0! --- cycle st %f0,[%i0+0] add %i0,4,%i0 subcc %l5,1,%l5 bne.l1 nop! --- cycle ret SPARC : 8 : 4 func: save %sp,-104,%sp ld [%i1+0],%f1 ld [%i2+0],%f0! --- cycle add %i1,4,%i1 add %i2,4,%i2! --- cycle fmuls %f0,%f1,%f2 add %g0,9,%l5.l1:! --- cycle ld [%i1+0],%f1 ld [%i2+0],%f0! --- cycle add %i1,4,%i1 add %i2,4,%i2! --- cycle st %f2,[%i0+0] fmuls %f0,%f1,%f2 add %i0,4,%i0 subcc %l5,1,%l5 bne.l1 nop! --- cycle st %f2,[%i0+0] add %i0,4,%i0 ret
15 CoSy SIMD ( ) (SIMD ) ( ) (FPGA ) ( XYZw, RGBa ) 15
16 CoSy 16
17 SDF FPGA /SIMD 17
18 I/O : for (i=0;i<n;i++){ for (j=0;j<n;j++){ for(k=0;k< N;k++){.. =..a2[k][j]..; : StreamInStrea m3( (int*)a2, N, 0, N, 1, N, N ); 18
19 : DCT for (block = 0; block < NBLOCKS; block++) { for (y = 0; y < SIZE; y++) { for (x = 0; x < SIZE; x++) { Result[block][y][x] = 0; for (v = 0; v < SIZE; v++) { for (u = 0; u < SIZE; u++) { int32 tmp; int32 t1 = cosines[x][u]; int32 t2 = cosines[y][v]; tmp = MUL(t1, t2); tmp = UNSCALE(tmp); tmp = MUL(tmp, indata[block][v][u]); Result[block][y][x] += tmp; } } Result[block][y][x] = (Result[block][y][x] >> 2) + SCALE(128); Result[block][y][x] = UNSCALE(Result[block][y][x]); Result[block][y][x] = (Result[block][y][x]); if (Result[block][y][x] > 255) Result[block][y][x] = 255; else if (Result[block][y][x] < 0) Result[block][y][x] = 0; } } } 19
20 CoSy DCT in0 = new in_stream(indata, stride(4,256), stride(8,0), stride(8,0), stride(8,32), stride(8,4)); in1 = new in_stream(cosines, stride(4,0), stride(8,0), stride(8,32), stride(8,0), stride(8,4)); in2 = new in_stream(cosines, stride(4,0), stride(8,32), stride(8,0), stride(8,4)); calc0 = StreamMultiply(in1, in2) calc1 = StreamAddition(calc0, 8192) calc2 = StreamShiftright(calc1, 14) calc3 = StreamMultiply(in0, calc2) calc4 = StreamAccumulate(calc3,?) calc5 = StreamShiftright(calc4, 2) calc6 = StreamAddition(calc5, ) calc7 = StreamAddition(calc6, 8192) calc8 = StreamShiftright(calc7, 14) calc9 = StreamSatCeiling(calc8, 255) calc10 = StreamSatFloor(calc9, 0) StreamOutStream(calc10, Result, stride(4,256), stride(8,32), stride(8,4)); 20
21 CoSy : SPMD Fortran IR IR 21
22 CoSy MIMD RISC OS ( ) 22
23 HW/SW CoSy Express CoSy OEM CoSy HW/SW 23
24 CoSy C-89, C-99, DSP-C, Embedded C, C++, Fortran, GNU Dwarf2 ( ) 24
25 ACE 30 CoSy CoSy 25
26 Japan Novel and CoSy ACE QualityCommander PlumHall C C++ Embedded C DSP-C CoSy 26
27 CoSy! ACE Associated Compiler Experts Home of CoSy the Compiler Development System 27
28 out-of-the-box CoSy SuperTest C/C++ C CADESE CoSy 28
imai@eng.kagawa-u.ac.jp No1 No2 OS Wintel Intel x86 CPU No3 No4 8bit=2 8 =256(Byte) 16bit=2 16 =65,536(Byte)=64KB= 6 5 32bit=2 32 =4,294,967,296(Byte)=4GB= 43 64bit=2 64 =18,446,744,073,709,551,615(Byte)=16EB
1.. 1 ll a ii. 1i. i f 1 1 a. a. i. t. 1 fi fi. t i j fj i. j ;i 1. i. aa a
1.. 1 ll a ii. 1i. i f 1 1 a. a. i. t. 1 fi fi. t i j fj i. j ;i 1. i. aa 1 111 0 0 0 0 a I E l21 1fi i L < i i;i1=t ii 111 1; ai i ti a t T ;,, l 1i.... E 11fi i 1t l l t2 1i i1 t Ea li )2 0 u 0 1f )2
untitled
13 Verilog HDL 16 CPU CPU IP 16 1023 2 reg[ msb: lsb] [ ]; reg [15:0] MEM [0:1023]; //16 1024 16 1 16 2 FF 1 address 8 64 `resetall `timescale 1ns/10ps module mem8(address, readdata,writedata, write, read);
( CUDA CUDA CUDA CUDA ( NVIDIA CUDA I
GPGPU (II) GPGPU CUDA 1 GPGPU CUDA(CUDA Unified Device Architecture) CUDA NVIDIA GPU *1 C/C++ (nvcc) CUDA NVIDIA GPU GPU CUDA CUDA 1 CUDA CUDA 2 CUDA NVIDIA GPU PC Windows Linux MaxOSX CUDA GPU CUDA NVIDIA
2.
2. 10 2. 2. 1995/12006/111995/42006/12 2. 10 1995120061119954200612 02505 025 05 025 02505 0303 02505 250100 250 200 100200 5010050 100200 100 100 50100 100200 50100 10 75100100 0250512 02505 1 025051205
02_C-C++_osx.indd
C/C++ OpenMP* / 2 C/C++ OpenMP* OpenMP* 9.0 1... 2 2... 3 3OpenMP*... 5 3.1... 5 3.2 OpenMP*... 6 3.3 OpenMP*... 8 4OpenMP*... 9 4.1... 9 4.2 OpenMP*... 9 4.3 OpenMP*... 10 4.4... 10 5OpenMP*... 11 5.1
23 Fig. 2: hwmodulev2 3. Reconfigurable HPC 3.1 hw/sw hw/sw hw/sw FPGA PC FPGA PC FPGA HPC FPGA FPGA hw/sw hw/sw hw- Module FPGA hwmodule hw/sw FPGA h
23 FPGA CUDA Performance Comparison of FPGA Array with CUDA on Poisson Equation (lijiang@sekine-lab.ei.tuat.ac.jp), (kazuki@sekine-lab.ei.tuat.ac.jp), (takahashi@sekine-lab.ei.tuat.ac.jp), (tamukoh@cc.tuat.ac.jp),
102
5 102 5 103 q w 104 e r t y 5 u 105 q w e r t y u i 106 o!0 io!1 io q w e r t y 5 u 107 i o 108 q w e q w e r 5 109 q w 110 e r t 5 y 111 q w e r t y u 112 i q w e r 5 113 q w e 114 r t 5 115 q w e 116
ARM
ARM 20 20413539 22 2 4 i ARM CPU CPU CPU CPU SPARC RISC 2 ARM SPEC CPU95 17% 2% ARM 1 1 2 2 2.1............................................ 2 2.2......................................... 2 2.3........................................
untitled
i ii (1) (1) (2) (1) (3) (1) (1) (2) (1) (3) (1) (1) (2) (1) (3) (2) (3) (1) (2) (3) (1) (1) (1) (1) (2) (1) (3) (1) (2) (1) (3) (1) (1) (1) (2) (1) (3) (1) (1) (2) (1) (3)
23 15961615 1659 1657 14 1701 1711 1715 11 15 22 15 35 18 22 35 23 17 17 106 1.25 21 27 12 17 420,845 23 32 58.7 32 17 11.4 71.3 17.3 32 13.3 66.4 20.3 17 10,657 k 23 20 12 17 23 17 490,708 420,845 23
平成１８年度「商品先物取引に関する実態調査」報告書
... 1.... 5-1.... 6-2.... 9-3.... 10-4.... 12-5.... 13-6.... 15-7.... 16-8.... 17-9.... 20-10.... 22-11.... 24-12.... 27-13... 29-14.... 32-15... 37-16.... 39-17.... 41-18... 43-19... 45.... 49-1... 50-2...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 ( ) 24 25 26 27 28 29 30 ( ) ( ) ( ) 31 32 ( ) ( ) 33 34 35 36 37 38 39 40 41 42 43 44 ) i ii i ii 45 46 47 2 48 49 50 51 52 53 54 55 56 57 58
01_OpenMP_osx.indd
OpenMP* / 1 1... 2 2... 3 3... 5 4... 7 5... 9 5.1... 9 5.2 OpenMP* API... 13 6... 17 7... 19 / 4 1 2 C/C++ OpenMP* 3 Fortran OpenMP* 4 PC 1 1 9.0 Linux* Windows* Xeon Itanium OS 1 2 2 WEB OS OS OS 1 OS
.,. 0. (MSB). =2, =1/2.,. MSB LSB, LSB MSB. MSB 0 LSB 0 0 P
, 0 (MSB) =2, =1/2, MSB LSB, LSB MSB MSB 0 LSB 0 0 P61 231 1 (100, 100 3 ) 2 10 0 1 1 0 0 1 0 0 100 (64+32+4) 2 10 100 2 5, ( ), & 3 (hardware), (software) (firmware), hardware, software 4 wired logic
橡matufw
3 10 25 3 18 42 1 2 6 2001 8 22 3 03 36 3 4 A 2002 2001 1 1 2014 28 26 5 9 1990 2000 2000 12 2000 12 12 12 1999 88 5 2014 60 57 1996 30 25 205 0 4 120 1,5 A 1995 3 1990 30 6 2000 2004 2000 6 7 2001 5 2002
O
11 2 1 2 1 1 2 1 80 2 160 3 4 17 257 1 2 1 2 3 3 1 2 138 1 1 170 O 3 5 1 5 6 139 1 A 5 2.5 A 1 A 1 1 3 20 5 A 81 87 67 A 140 11 12 2 1 1 1 12 22 1 10 1 13 A 2 3 2 6 1 B 2 B B B 1 2 B 100 B 10 B 3 3 B 1
: 50 10 10 1. : : 3 : 4 : 2 2. : 1946 1975 1 : load: store: : : ( ) ( ) : 101 x 101 ------------- 101 101 ------------ 11001 2 ( ): 32 32 1 32 : 32 ( ) 32 ( ) : log 2 32 : : ( F) ( D) E W 1 4 : F D E
2 / 37
INTA No.00149 1 / 37 2 / 37 3 / 37 4 / 37 5 / 37 6 / 37 7 / 37 8 / 37 9 / 37 10 / 37 11 / 37 12 / 37 13 / 37 14 / 37 15 / 37 16 / 37 17 / 37 18 / 37 19 / 37 20 / 37 21 / 37 November.2008 22 / 37 23 / 37
FAX780CL_chap-first.fm
FAX-780CL ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780CL α n p q 09,. v m t w FAX-780CL A BC B C D E F G H I c i c s s i 0 9 V X Q ( < N > O P Z R Q: W Y M S T U V i c i k
2 7 ( ) µ FAX780TA_chap-first.fm
FAX-780TA ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780TA α n p q 09,. v m t w FAX-780TA A BC B C D E F G H I c i c s s i 0 9 i c i k o o o t c 0 9 - = C t C B t - = 1 2 3
Agenda Motivation How it works Performance Limitation Conclusion
py2llvm: Python to LLVM translator Syoyo Fujita Agenda Motivation How it works Performance Limitation Conclusion Agenda Motivation How it works Performance Limitation Conclusion py2llvm Python LLVM Python,
() / (front end) (back end) (phase) (pass) 1 2
1 () () lex http://www.cs.info.mie-u.ac.jp/~toshi/lectures/compiler/ 2018 4 1 () / (front end) (back end) (phase) (pass) 1 2 () () var left, right; fun int main() { left = 0; right = 10; return ((left
<4D F736F F D B B83578B6594BB2D834A836F815B82D082C88C60202E646F63>
デザイン言語 Processing 入門 サンプルページ この本の定価 判型などは, 以下の URL からご覧いただけます. http://www.morikita.co.jp/books/mid/084931 このサンプルページの内容は, 初版 1 刷発行当時のものです. Processing Ben Fry Casey Reas Windows Mac Linux Lesson 1 Processing
Microsoft PowerPoint - 120822_決算説明会_HP用
1 1.トピックス 2 3 2. 4 2. 5 2,179 486 22.3% 361 16.6% PR 2. 6 1,237 129 10.5% 77 6.3% 2.SPMD 7 SPMD 5,326 659 12.4% WIST INTERNATIONAL LIMITED OEM 355 6.7% 2.bills 8 bills 1,534 179 11.7% 89 5.8% 2011716 2012
「FPGAを用いたプロセッサ検証システムの製作」
FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4
( ) ( ) lex LL(1) LL(1)
() () lex LL(1) LL(1) http://www.cs.info.mie-u.ac.jp/~toshi/lectures/compiler/ 29 5 14 1 1 () / (front end) (back end) (phase) (pass) 1 2 1 () () var left, right; fun int main() { left = 0; right = 10;
精神障害者保健福祉手帳用診断書（別紙様式第2号） 記載要領
23 7 23 8 1 2 F04F06F07 2 F04 2 3 F04 F06 F06.3 F06.6 F06.7 F07 F07.0 F07.1 F07.2 3 21 12 2000 8 1 2001 1 2000 8 1 2 2 112 610 4 5 / 2 2 6 7 8 F04F06F07 2 F04 2 3 F04 F06 F06.3 F06.6 F06.7 F07 F07.0 F07.1
アセンブラ入門（CASL II） 第３版
CASLDV i COMET II COMET II CASL II COMET II 1 1 44 (1969 ) COMETCASL 6 (1994 ) COMETCASL 13 (2001 ) COMETCASL COMET IICASL II COMET IICASL II CASL II 2001 1 3 3 L A TEX 2 CASL II COMET II 6 6 7 Windows(Windows
組込みシステムシンポジウム2011 Embedded Systems Symposium 2011 ESS /10/20 FPGA Android Android Java FPGA Java FPGA Dalvik VM Intel Atom FPGA PCI Express DM
Android Android Java Java Dalvik VM Intel Atom PCI Express DMA 1.25 Gbps Atom Android Java Acceleration with an Accelerator in an Android Mobile Terminal Keisuke Koike, Atsushi Ohta, Kohta Ohshima, Kaori
Quickstart Guide 3rd Edition
10 QNX QNX 1 2 3 4 5 QNX Momentics QNX Neutrino RTOS QNX Neutrino 6 7 8 QNX Neutrino 9 10 1 1 QNX Neutrino RTOS QNX Momentics Windows Vista Windows 2000 Windows XP Linux QNX Neutrino QNX Momentics CD http://www.qnx.co.jp/
Taro10-名張１審無罪判決.PDF
-------------------------------------------------------------------------------- -------------------------------------------------------------------------------- -1- 39 12 23 36 4 11 36 47 15 5 13 14318-2-
26102 (1/2) LSISoC: (1) (*) (*) GPU SIMD MIMD FPGA DES, AES (2/2) (2) FPGA(8bit) (ISS: Instruction Set Simulator) (3) (4) LSI ECU110100ECU1 ECU ECU ECU ECU FPGA ECU main() { int i, j, k for { } 1 GP-GPU
( ) ( ) ( ) 2
(Basic Theory of Information Processing) 1 1 1.1 - - ( ) ( ) ( ) 2 Engineering Transformation or ( ) Military Transformation ( ) ( ) ( ) HDTV 3 ( ) or ( ) 4 5.609 (TSUBAME2.5, 11 (2014.6)) IP ( ) ( ) (
‚æ4›ñ
( ) ( ) ( ) A B C D E F G H I J K L M N O P Q R S T U V W X Y Z a b c d e f g h i j k l m n o p q r s t u v w x y z 0 1 2 3 4 5 6 7 8 9 (OUS) 9 26 1 / 28 ( ) ( ) ( ) A B C D Z a b c d z 0 1 2 9 (OUS) 9
<4D F736F F D2095BD90AC E E838B8C6E8EBE8AB382CC93AE8CFC82C98AD682B782E9838A837C815B83675F2E646F6378>
29 4 IT 1,234 1,447 1 2 3 F20-F29 F20,F21,F22 F23,F24,F25, F28F29 F30-F39 F30,F31,F32 F33,F34,F38 F39 F40-F48 F40,F41,F42 F43,F44,F45 F48 1,234 14,472,130 75,784,748 9,748,194 47,735,762 4,723,984 28,048,986
XcalableMP入門
XcalableMP 1 HPC-Phys@, 2018 8 22 XcalableMP XMP XMP Lattice QCD!2 XMP MPI MPI!3 XMP 1/2 PCXMP MPI Fortran CCoarray C++ MPIMPI XMP OpenMP http://xcalablemp.org!4 XMP 2/2 SPMD (Single Program Multiple Data)
() () (parse tree) ( (( ) * 50) ) ( ( NUM 10 + NUM 30 ) * NUM 50 ) ( * ) ( + ) NUM 50 NUM NUM (abstract syntax tree, AST) ( (( ) * 5
3 lex yacc http://www.cs.info.mie-u.ac.jp/~toshi/lectures/compiler/ 2018 6 1 () () (parse tree) ( ((10 + 30) * 50) ) ( ( NUM 10 + NUM 30 ) * NUM 50 ) ( * ) ( + ) NUM 50 NUM NUM 10 30 (abstract syntax tree,
データ構造とアルゴリズム論
15 10 7 A[1]A[2] 5 5 A1A2 A5 9 A4 A1 A2 A3 A4 A5 9 A[4] [1] [2] [3] [4] [5] 5 A1A2 A5 A(1)A(5) A1 i 1 A2 A3 i5 Yes No A4 A[i] A5 i+1 13 15 10 7 100 100 Java Java 10 A int A[]; A= new int[10]; int A[] =
IPSJ SIG Technical Report Vol.2017-ARC-225 No.12 Vol.2017-SLDM-179 No.12 Vol.2017-EMB-44 No /3/9 1 1 RTOS DefensiveZone DefensiveZone MPU RTOS
1 1 RTOS DefensiveZone DefensiveZone MPU RTOS RTOS OS Lightweight partitioning architecture for automotive systems Suzuki Takehito 1 Honda Shinya 1 Abstract: Partitioning using protection RTOS has high
OpenMP (1) 1, 12 1 UNIX (FUJITSU GP7000F model 900), 13 1 (COMPAQ GS320) FUJITSU VPP5000/64 1 (a) (b) 1: ( 1(a))
OpenMP (1) 1, 12 1 UNIX (FUJITSU GP7000F model 900), 13 1 (COMPAQ GS320) FUJITSU VPP5000/64 1 (a) (b) 1: ( 1(a)) E-mail: {nanri,amano}@cc.kyushu-u.ac.jp 1 ( ) 1. VPP Fortran[6] HPF[3] VPP Fortran 2. MPI[5]
SuperH RISC engine C/C++ コンパイラ Ver.7 不具合内容 - 過去のお知らせ SuperH RISC engine C/C++ コンパイラ Ver.7 台における不具合内容を以下に示します のチェックツールをルネサスエレクトロニクス株式会社のホームページ
SuperH RISC engine C/C++ コンパイラ Ver.7 不具合内容 - 過去のお知らせ SuperH RISC engine C/C++ コンパイラ Ver.7 台における不具合内容を以下に示します 1. 2. 4. のチェックツールをルネサスエレクトロニクス株式会社のホームページより入手できます http//tool-support.renesas.com/jpn/toolnews/shc/shcv7/dr_shcv7_4.html
RaVioli SIMD
RaVioli SIMD 17 17115074 i RaVioli SIMD PC PC PC PC CPU RaVioli RaVioli CPU RaVioli CPU SIMD RaVioli RaVioli SIMD RaVioli SIMD RaVioli SIMD 1 1 2 RaVioli 2 2.1 RaVioli.......................................
Nios II 簡易チュートリアル
Nios II Ver. 7.1 2007 10 1. Nios II Nios II JTAG UART LED 8 PIO LED < > Quartus II SOPC Builder Nios II Quartus II.sof Nios II IDE Stratix II 2S60 RoHS Nios II Quartus II http://www.altera.com/literature/lit-nio2.jsp
main
14 1. 12 5 main 1.23 3 1.230000 3 1.860867 1 2. 1988 1925 1911 1867 void JPcalendar(int x) 1987 1 64 1 1 1 while(1) Ctrl C void JPcalendar(int x){ if (x > 1988) printf(" %d %d \n", x, x-1988); else if(x
2005 1
25 SPARCstation 2 CPU central processor unit 25 2 25 3 25 4 DRAM 25 5 25 6 : DRAM 25 7 2 25 8 2 25 9 2 bit: binary digit V 2V 25 2 2 2 2 4 5 2 6 3 7 25 A B C A B C A B C A B C A C A B 3 25 2 25 3 Co Cin
Informatics 2015
C 計算機の歴史 新旧のソロバン バベッジの階差機関 19C前半 手回し計算機 19C後半 20C後半 スパコン 1960年代 ENIAC (1946) 大型汎用計算機 1950年代 1980年代 電卓 1964 パソコン 1970年代 現在のコンピュータ Input Output Device Central Processing Unit I/O CPU Memory OS (Operating
SWoPP BOF BOF-1 8/3 19:10 BoF SWoPP : BOF-2 8/5 17:00 19:00 HW/SW 15 x5 SimMips/MieruPC M-Core/SimMc FPGA S
FINAL PROGRAM 23rd Annual Workshop SWoPP 2010 2010 / / 2010 Kanazawa Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2010 8 3 ( ) 8 5 ( ) 920-0864 15 1 http://www.bunka-h.gr.jp/
Nios II ハードウェア・チュートリアル
Nios II ver. 7.1 2007 8 1. Nios II FPGA Nios II Quaruts II 7.1 Nios II 7.1 Nios II Cyclone II count_binary 2. 2-1. http://www.altera.com/literature/lit-nio2.jsp 2-2. Nios II Quartus II FEATURE Nios II
e ::= c op(e 1,..., e n ) if e 1 then e 2 else e 3 let x = e 1 in e 2 x let rec x y 1... y n = e 1 in e 2 e e 1... e n (e 1,..., e n ) let (x 1,..., x
e ::= c op(e 1,..., e n ) if e 1 then e 2 else e 3 let x = e 1 in e 2 x let rec x y 1... y n = e 1 in e 2 e e 1... e n (e 1,..., e n ) let (x 1,..., x n ) = e 1 in e 2 Array.create e 1 e 2 e 1.(e 2 ) e
はじめに
SFC ディスカッションペーパー SFC-DP 2009-005 ARM 社の競争力分析 佐藤淳史 慶應義塾大学大学院政策 メディア研究科修士課程修了 sato726@gmail.com 2009 年 7 月 1 1 2005 2 2 32 RISC 3 SuperHSH ARM ARM 2 ARM RISC 75% 4 5 ARM ARM SH IP 6 IP 7 3 SH ARM SH ARM
Informatics 2014
C 計算機の歴史 手回し計算機 新旧のソロバン バベッジの階差機関 スパコン ENIAC (1946) パソコン 大型汎用計算機 電卓 現在のコンピュータ Input Output Device Central Processing Unit I/O CPU Memory OS (Operating System) OS Windows 78, Vista, XP Windows Mac OS X
Intel® Compilers Professional Editions
2007 6 10.0 * 10.0 6 5 Software &Solutions group 10.0 (SV) C++ Fortran OpenMP* OpenMP API / : 200 C/C++ Fortran : OpenMP : : : $ cat -n main.cpp 1 #include 2 int foo(const char *); 3 int main()
Nios IIプロセッサ・リファレンス・ハンドブック、セクション I. Nios IIプロセッサ Ver. 1.2
I. Nios II Nios II 1 2 3 4 SOPC Builder Nios II Altera Corporation I 1 Nios II 1 4 Nios II Nios II / 1 2004 9 v1.1 Nios II 1.01 2004 5 v1.0 2 2004 12 v1.2 ctl5 2004 9 v1.1 Nios II 1.01 2004 5 v1.0 3 2004
1 OpenCL OpenCL 1 OpenCL GPU ( ) 1 OpenCL Compute Units Elements OpenCL OpenCL SPMD (Single-Program, Multiple-Data) SPMD OpenCL work-item work-group N
GPU 1 1 2 1, 3 2, 3 (Graphics Unit: GPU) GPU GPU GPU Evaluation of GPU Computing Based on An Automatic Program Generation Technology Makoto Sugawara, 1 Katsuto Sato, 1 Kazuhiko Komatsu, 2 Hiroyuki Takizawa
Excel97関数編
Excel97 SUM Microsoft Excel 97... 1... 1... 1... 2... 3... 3... 4... 5... 6... 6... 7 SUM... 8... 11 Microsoft Excel 97 AVERAGE MIN MAX SUM IF 2 RANK TODAY ROUND COUNT INT VLOOKUP 1/15 Excel A B C A B
Cコンパイラパッケージお知らせ
201406-2 CubeSuite+ 版 RX ファミリ用 C/C++ コンパイラパッケージ V1 および High-performance Embedded Workshop 版 RX ファミリ用 C/C++ コンパイラパッケージ ご使用上のお願い CubeSuite+ 版 RX ファミリ用 C/C++ コンパイラパッケージ V1 および High-performance Embedded Workshop
FFTSS Library Version 3.0 User's Guide
: 19 10 31 FFTSS 3.0 Copyright (C) 2002-2007 The Scalable Software Infrastructure Project, (CREST),,. http://www.ssisc.org/ Contents 1 4 2 (DFT) 4 3 4 3.1 UNIX............................................
pptx
iphone 2010 8 18 C xkozima@myu.ac.jp C Hello, World! Hello World hello.c! printf( Hello, World!\n );! os> ls! hello.c! os> cc hello.c o hello! os> ls! hello!!hello.c! os>./hello! Hello, World!! os>! os>
Agenda Intro & history LLVM overview Demo Pros & Cons LLVM Intermediate Language LLVM tools
LLVM Intro Syoyo Fujita syoyo@lucillerender.org Agenda Intro & history LLVM overview Demo Pros & Cons LLVM Intermediate Language LLVM tools LLVM , Lightweight Language No! No! No! LLVM , Virtual Machine
製品価格 ( 新規購入 ) INT6531 インテル VTune Amplifier XE 2017 for Windows Floating 1-275, ,000 INT6532 インテル VTune Amplifier XE 2017 for Linux Floating 1-27
製品価格 ( 新規購入 ) INT6499 インテル Parallel Studio XE 2017 Cluster Edition for Windows Floating 2- INT6500 インテル Parallel Studio XE 2017 Cluster Edition for Windows Floating 5-2,478,000 2,676,240 INT6501 インテル Parallel
17 ( Limited Liability Partnership LLP) 8 LLP JPSA LLP LLP 17 1 LLC LLP IT 2 LLP 3 4 LLP LLC 16 12 JPSA LLC/LLP
LLP 16 LLC/LLP 16 12 17 ( Limited Liability Partnership LLP) 8 LLP JPSA LLP LLP 17 1 LLC LLP IT 2 LLP 3 4 LLP LLC http://www.llc.ip.rcast.u-tokyo.ac.jp 16 12 JPSA LLC/LLP 1 LLC LLP 2 LLP 3 LLP 4 5 1 LLC
smpp_resume.dvi
6 mmiki@mail.doshisha.ac.jp Parallel Processing Parallel Pseudo-parallel Concurrent 1) 1/60 1) 1997 5 11 IBM Deep Blue Deep Blue 2) PC 2000 167 Rank Manufacturer Computer Rmax Installation Site Country
インテル(R) Visual Fortran Composer XE
Visual Fortran Composer XE 1. 2. 3. 4. 5. Visual Studio 6. Visual Studio 7. 8. Compaq Visual Fortran 9. Visual Studio 10. 2 https://registrationcenter.intel.com/regcenter/ w_fcompxe_all_jp_2013_sp1.1.139.exe