Cell/B.E. BlockLib
|
|
- あかり ゆきしげ
- 5 years ago
- Views:
Transcription
1 Cell/B.E. BlockLib
2 i Cell/B.E. BlockLib SIMD CELL SIMD Cell Cell BlockLib BlockLib NestStep libspe1 Cell SDK 3.1 libspe2 BlockLib Cell SDK 3.1 NestStep libspe2 BlockLib BlockLib libspe1 libspe2 BlockLib libspe2 NestStep BlockLib Cycric Distribute Array Block Distribute Array Cell/B.E.
3 Cell/B.E. BlockLib Cell/B.E NestStep BSP Cell-NestStep-C BlockLib libspe libspe1 libspe SPE libspe aligned
4
5 1 1 SIMD Cell Broadband Engine ( Cell/B.E.) [1] 1 SONY IBM 3 Cell/B.E. SIMD 1 PPE ( PowerPC Processor Element) 8 SPE (Synergistic Processor Element) 1 Cell/B.E. Cell/B.E. BlockLib BlockLib BlockLib Linköping University NestStep Cell/B.E. SPE libspe libspe libspe1 libspe2 libspe2 NestStep libspe1 IBM Cell SDK 3.1 BlockLib Cell SDK 3.1 NestStep libspe2 NestStep libspe1 libspe2 libspe2 NestStep BlockLib 2 NestStep BlockLib Cell/B.E.
6 2 3 NestStep 4 NestStep BlockLib 2 Cell/B.E. 5 2 BlockLib NestStep Cell/B.E. 2.1 Cell/B.E. Cell/B.E. SONY IBM 3 SIMD Cell/B.E. 1 PPE ( PowerPC Processor Element) 8 SPE (Synergistic Processor Element) GFLOPS. Cell/B.E. 1 EIB (Element Interconnect Bus) EIB 204.8GB/ EIB SPE 256KB ( LS) LS SPU Synergistic Processor Unit SPE SPU SPE LS Memory Flow Controller ( MFC) LS LS 2. SPE 128bit SIMD LS 2Way
7 3 1: Cell/B.E Cell/B.E. (1) Cell/B.E. Cell/B.E. 2 ( PPU SPU) ( PPE SPE ) (2) SPE DMA Cell/B.E. Cell/B.E. SPE Cell/B.E. OS SPE (3) SPE SPU SIMD
8 4 SPE SPE 2.2 NestStep NestStep BSP NestStep BSP BSP BSP Bulk Synchronous Parallel [2] 1990 Valiant Oxford 3 3 superstep 3 3 (1). (2) superstep. (3) superstep superstep superstep 2 BSP worker worker master BSP worker master master worker 2 BSP superstep worker BSP superstep p 2 4 superstep
9 5 2: BSP superstep BSP superstep L g w h superstep t(step) t(step) = w + hg + L superstep superstep 2 3
10 6 3: Cell-NestStep-C w h g L BSP t(prog) superstep t(step) t(prog) = t(step) step Cell-NestStep-C NestStep[3] BSP Christoph W. Kessler Java NestStep-Java 2000 C NestStep-C NestStep-C 2006 MPI Cluster-NestStep-C 2007 Cell-NestStep-C Cell/B.E. NestStep BSP superstep Cell-NestStep-C 3 Cell-NestStep-C C C++ NestStep Cell/B.E. Cell/B.E. NestStep BSP
11 7 4: Block Distributed Array superstep NestStep Java Java C NestStep run-time NestStep C. superstep NestStep block distributed array cyclic distributed array block distributed array block distributed array 0 3 P1 4 7 P2 cyclic distributed array block distributed array P P2 2 array block distributed array BlockLib block distributed array 2.3 BlockLib BlockLib [4] Cell/B.E. SIMD
12 8 5: Cyclic Distributed Array BlockLib map reduce BlockLib map reduce map C map reduce map-reduce map map reduce map i [0, N 1], r[i] = f(a 0 [i],, a k [i]) redece map reduce r = a[0] op a[1] op op a[n 1] map-reduce map reduce Google map-reduce 6 map-reduce f(a 0 [1],, a k [1]) op f(a 0 [2],, a k [2]) op op f(a 0 [N 1],, a k [N 1]) BlockLib NestStep superstep 1 1 map superstep
13 9 6: map-reduce libspe Cell/B.E. libspe (SPE Runtime Management Library) SPE. libspe libspe1 libspe2 libspe1 libspe2 PPE SPE. libspe Cell SDK 3.1 libspe 2 IBM libspe1 Cell SDK libspe2 Cell SDK 2.1 libspe1 libspe1 libspe1.2 libspe1 libspe 2 libspe 1 API 1 libspe 1.x (OS ) API libspe 2.1 ( ) base event API libspe2 base API libspe1 API API libspe 2 libspe1 API libspe1 libspe2.
14 10 NestStep Cell SDK 2.1 Libspe1. Cell SDK 3.1 libspe1 libspe2. Cell/B.E. Cell/B.E. ppu-gcc, spu-gcc ppu-gcc 32bit 64bit NestStep 3 NestStep libspe1 libspe2 NestStep libspe2 3.1 libspe1 libspe libspe1 SPE spe_create_thread(). libspe1 SPE. 1. spe_open_image() SPE 2. spe_create_thread() SPE ( SPE ) 3. spe_wait() SPE ( SPE ) 4. spe_close_image() SPE libspe1 SPE PPE (pthread) SPE API (spe_create_thread()) SPE spe_create_thread()
15 11 libspe2 SPE SPE spe_context_create() spe_program_load() spe_context_run() spe_program_load() LS SPE SPE SPE pthread PPE libspe2 SPE 1. spe_image_open() SPE 2. spe_context_create() SPE 3. spe_program_load() SPE SPE LS 4. spe_context_run() SPE 5. spe_context_destroy() SPE 6. spe_image_close() SPE SPE spe_context_run() API spe_context_run() SPE (stop )PPE libspe1 libspe2 7 NestStep libspe1 libspe2 SPE API SPE N SPE 7 libspe1 SPE spe_create_thread() libspe2 SPE PPE pthread pthread_join() libspe1 libspe2
16 12 7: 3.2 Cell/B.E. DMA 1. DMA 16Byte 16KByte 16Byte Byte DMA 2. DMA 16Byte DMA 16Byte 128Byte 16Byte DMA
17 13 8: DMA (a) Byte (b) LS 4 16Byte 8 4Byte DMA LS 4Byte LS 16Byte MFC DMA PPE SPE 2 NestStep check_dma() 16Byte Byte 16Byte
18 14 4 libspe NestStep 4.1 libspe libspe1 libspe2 IBM [5] ppu spu spe_open_image spe_close_image libspe2 SPU IBM 1 1 spe_create_thread
19 15 spe_open_image spe_close_image libspe1 ppu example libspe2 ppu example #include <libspe.h> spe_program_handle_t * <program_handle>; <program_handle> = spe_open_image("<filename>"); spe_close_image( <program_handle>); #include <libspe2.h> spe_program_handle_t * <program_handle>; <program_handle> = spe_image_open("<filename>"); spe_image_close( <program_handle>); 1 1 libspe1 libspe2 pthread ppu_pthread_function ppu_pthread_data_t
20 16 spe_create_thread libspe1 ppu example libspe2 ppu example 1/2 #include <libspe.h> spe_gid_t <group>; spe_program_handle_t <spe_program>; void *<argp>; void *<envp>; unsigned long <mask>; int <flags>; speid_t <speid>; <speid> = spe_create_thread(<group>, &<spe_program>, <argp>, <envp>, <mask>, <flags>); #include <libspe2.h> #include <pthread.h> typedef struct ppu_pthread_data { spe_context_ptr_t <speid>; pthread_t pthread; unsigned int entry; unsigned int <flags>; void *<argp>; void *<envp>; spe_stop_info_t stopinfo; } ppu_pthread_data_t; spe_program_handle_t <spe_program>; void *<argp>; void *<envp>; int <flags>; pthread_attr_t attr; ppu_pthread_data_t ppdata; spe_create_group pthread
21 17 libspe2 ppu example 2/2 void *ppu_pthread_function(void *arg) { ppu_pthread_data_t *datap = (ppu_pthread_data_t *)arg; int rc; do { rc = spe_context_run(datap-><speid>, &datap->entry, datap-><flags>, datap-><argp>, datap-><envp>, &datap->stopinfo); } while (rc > 0); pthread_exit(null); } ppdata.<speid> = spe_context_create(<flags>, NULL); spe_program_load(ppdata.<speid>, &<spe_program>); ppdata.entry = SPE_DEFAULT_ENTRY; ppdata.flags = <flags>; ppdata.argp = <argp>; ppdata.envp = <envp>; pthread_create(&ppdata.pthread, &attr, &ppu_pthread_function, &ppdata); ( spe_group_max )
22 18 spe_create_group libspe1 ppu example #include <libspe.h> spe_gid_t <group>; int <policy>; int <priority>; int <spe_event>; <group> = spe_create_group(<policy>, <priority>, <spe_event>); aligned attribute ((aligned(n))) aligned aligned PowerPC CPU x86 4byte Cell/B.E. 8byte ppu-gcc 4.0.x 64bit 4.1.x 32bit long
23 19 libspe2 ppu example #include <libspe2.h> #include <pthread.h> int <policy>; int <priority>; int <spe_event>; pthread_attr_t attr; struct sched_param param; spe_context_ptr_t <speid>; pthread_attr_init(&attr); pthread_attr_setschedpolicy(&attr, <policy>); param.sched_priority = <priority>; pthread_attr_setschedparam(&attr, ¶m); <speid> = spe_context_create( <spe_event>!= 0? SPE_EVENTS_ENABLE : 0, NULL); byte 4 16byte 16
24 20 4 malloc memalign pi = (double *) malloc(sizeof(double)*2); pi = (double *) memalign(16, sizeof(double)*2); 4 256KByte SPU LS 5 libspe1 NestStep libspe2 NestStep BlockLib BlockLib 5.1 Cell Challenge 2009 libspe1 libspe2 SCE PLAYSTATION3( PS3) 1 1: PLAYSTATION3 libspe1 libspe
25 21 libspe1 libspe PS3 Cell Reference Set ( CRS)[6] 1 CRS Cell/B.E. I/O CRS Cell/B.E. 7 SPE PS3 Cell/B.E. 6 SPE NestStep (PPU SPU ) ppu ppu-gcc( SPU spu-gcc SPU ppu-embedspu CRS ppu 32 -m32 CRS 7 SPE PS3 SPE 6 SPE 6 2: PS3 CRS OS FedoraCore9 Red Hat Linux 4.1 CPU Cell/B.E. 3.2GHz Cell/B.E. 3.2GHz Reference Set gcc gcc O2 O2 map reduce map reduce NestStep BlockLib original BlockLib libspe1 NestStep libspe1 BlockLib libspe2 NestStep libspe2
26 22 9: BlockLib libspe1 libspe2 SPE 6 6 SPE SPE1 128Byte 16KByte DMA map reduce map reduce PS3 CRS 6 6 original(1 SPE) libspe1(1 SPE) libspe2(1 SPE),original(6 SPE) libspe1(6 SPE) libspe2(6 SPE) original(1 SPE)
27 BlockLib libspe1 libspe2 libspe1 libspe2 BlockLib original SIMD BlockLib original BlockLib BlockLib original CELL/B.E. BlockLib SPE 1 SPE 6 SPE 6 1 SPE1 SPE 6 Cell/B.E. SIMD BlockLib Cell SDK 3.1 Libspe2 NestStep BlockLib PLAYSTATION3 Cell Reference Set BlockLib CELL/B.E. BlockLib 2 1 NestStep libspe2 NestStep BlockLib
28 24 Libspe2 NestStep 2 BlockLib Cyclic Distributed Array BlockLib NestStep Block Distributed Array NestStep Cyclic Distributed Array Cyclic Distributed Array BlockLib Cyclic Distributed Array,,,,.,,. [1] Sony Computer Entertainment: Cell Broadband Engine Architecture, 1.01 edition (2006). [2] Valiant, L.: A bridging model for parallel computation, Communication of the ACM, Vol. 33, pp [3] Keβler, C. W.: NestStep: Nested Parallelism and Virtual Shared Memory for the BSP model (1999). [4] Alind, M.: A Skeleton Library for Cell Broadband Engine, Master theses, IDA Linkötopings universitet (2008). [5] : SPE Runtime Management Library Version 1 to Version 2 Migration guide, IBM (2007). [6],, : Cell,, Vol. 61, No. 6, pp (2006).
Logistello 1) playout playout 1 5) SIMD Bitboard playout playout Bitboard Bitboard 8 8 = black white 2 2 Bitboard 2 1 6) position rev i
SIMD 1 1 1 playout playout Cell B. E. SIMD SIMD playout playout Implementation of an Othello Program Based on Monte-Carlo Tree Search by Using a Multi-Core Processor and SIMD Instructions YUJI KUBOTA,
More information! 行行 CPUDSP PPESPECell/B.E. CPUGPU 行行 SIMD [SSE, AltiVec] 用 HPC CPUDSP PPESPE (Cell/B.E.) SPE CPUGPU GPU CPU DSP DSP PPE SPE SPE CPU DSP SPE 2
! OpenCL [Open Computing Language] 言 [OpenCL C 言 ] CPU, GPU, Cell/B.E.,DSP 言 行行 [OpenCL Runtime] OpenCL C 言 API Khronos OpenCL Working Group AMD Broadcom Blizzard Apple ARM Codeplay Electronic Arts Freescale
More informationtutorial_lc.dvi
00 Linux v.s. RT Linux v.s. ART-Linux Linux RT-Linux ART-Linux Linux kumagai@emura.mech.tohoku.ac.jp 1 1.1 Linux Yes, No.,. OS., Yes. Linux,.,, Linux., Linux.,, Linux. Linux.,,. Linux,.,, 0..,. RT-Linux
More information( CUDA CUDA CUDA CUDA ( NVIDIA CUDA I
GPGPU (II) GPGPU CUDA 1 GPGPU CUDA(CUDA Unified Device Architecture) CUDA NVIDIA GPU *1 C/C++ (nvcc) CUDA NVIDIA GPU GPU CUDA CUDA 1 CUDA CUDA 2 CUDA NVIDIA GPU PC Windows Linux MaxOSX CUDA GPU CUDA NVIDIA
More informationGPU GPU CPU CPU CPU GPU GPU N N CPU ( ) 1 GPU CPU GPU 2D 3D CPU GPU GPU GPGPU GPGPU 2 nvidia GPU CUDA 3 GPU 3.1 GPU Core 1
GPU 4 2010 8 28 1 GPU CPU CPU CPU GPU GPU N N CPU ( ) 1 GPU CPU GPU 2D 3D CPU GPU GPU GPGPU GPGPU 2 nvidia GPU CUDA 3 GPU 3.1 GPU Core 1 Register & Shared Memory ( ) CPU CPU(Intel Core i7 965) GPU(Tesla
More informationB
B 27 1153021 28 2 10 1 1 5 1.1 CPU................. 5 1.2.... 5 1.3.... 6 1.4.. 7 1.5................................ 8 2 9 2.1.................................. 9 2.2............................ 10 2.3............................
More informationimai@eng.kagawa-u.ac.jp No1 No2 OS Wintel Intel x86 CPU No3 No4 8bit=2 8 =256(Byte) 16bit=2 16 =65,536(Byte)=64KB= 6 5 32bit=2 32 =4,294,967,296(Byte)=4GB= 43 64bit=2 64 =18,446,744,073,709,551,615(Byte)=16EB
More informationIPSJ SIG Technical Report Vol.2016-ARC-221 No /8/9 GC 1 1 GC GC GC GC DalvikVM GC 12.4% 5.7% 1. Garbage Collection: GC GC Java GC GC GC GC Dalv
GC 1 1 GC GC GC GC DalvikVM GC 12.4% 5.7% 1. Garbage Collection: GC GC Java GC GC GC GC DalvikVM[1] GC 1 Nagoya Institute of Technology GC GC 2. GC GC 2.1 GC 1 c 2016 Information Processing Society of
More informationRaVioli SIMD
RaVioli SIMD 17 17115074 i RaVioli SIMD PC PC PC PC CPU RaVioli RaVioli CPU RaVioli CPU SIMD RaVioli RaVioli SIMD RaVioli SIMD RaVioli SIMD 1 1 2 RaVioli 2 2.1 RaVioli.......................................
More informationIntel Memory Protection Extensions(Intel MPX) x86, x CPU skylake 2015 Intel Software Development Emulator 本資料に登場する Intel は Intel Corp. の登録
Monthly Research Intel Memory Protection Extensions http://www.ffri.jp Ver 1.00.01 1 Intel Memory Protection Extensions(Intel MPX) x86, x86-64 2015 2 CPU skylake 2015 Intel Software Development Emulator
More informationFFTSS Library Version 3.0 User's Guide
: 19 10 31 FFTSS 3.0 Copyright (C) 2002-2007 The Scalable Software Infrastructure Project, (CREST),,. http://www.ssisc.org/ Contents 1 4 2 (DFT) 4 3 4 3.1 UNIX............................................
More informationMicrosoft PowerPoint - ICD-ARCパネル
ICD-ARC 共 催 研 究 会 パネル 討 論 新 時 代 におけるマルチコア 戦 略 ( 株 ) 東 芝 セミコンダクター 社 2008 年 5 月 13 日 斎 藤 光 男 プロセッサ 周 波 数 の 年 代 別 の 伸 び 10000 CISCプロセッサの 時 代 アウトオブオーダーの 導 入 3.2GHz P4 3.0GHz P4 3.8GHz P4 3.4GHz 3.6GHz P4 P4
More informationMFC-100 Version E ... 1 2 3 4 1 2 3 1 1 1 2 2 3 3 1 1 2 2 3 3 1 2 3 1 2 3 1 2 3 4 1 1 1 2 3 2 3 1 1 3 2 1 1 2 1 1 2 3 4 1 2 3 4 5 6 1 2 6 3 4 5 1 2 3 1 2 4 1 2 3 1 2 3 1 2 5 3 6 7
More information連載講座 : 高生産並列言語を使いこなす (5) 分子動力学シミュレーション 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 問題の定義 17 2 逐次プログラム 分子 ( 粒子 ) セル 系の状態 ステップ 18
連載講座 : 高生産並列言語を使いこなす (5) 分子動力学シミュレーション 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 問題の定義 17 2 逐次プログラム 17 2.1 分子 ( 粒子 ) 17 2.2 セル 17 2.3 系の状態 18 2.4 1ステップ 18 2.5 力の計算 19 2.6 速度と位置の更新 20 2.7 セル間の分子の移動 21 3 OpenMP
More informationVol.3.indb
123 124 Migration Policy Review 2011 Vol.3 125 126 Migration Policy Review 2011 Vol.3 127 128 Migration Policy Review 2011 Vol.3 129 130 Migration Policy Review 2011 Vol.3 131 132 Migration Policy Review
More informationuntitled
OS 2007/4/27 1 Uni-processor system revisited Memory disk controller frame buffer network interface various devices bus 2 1 Uni-processor system today Intel i850 chipset block diagram Source: intel web
More information07-二村幸孝・出口大輔.indd
GPU Graphics Processing Units HPC High Performance Computing GPU GPGPU General-Purpose computation on GPU CPU GPU GPU *1 Intel Quad-Core Xeon E5472 3.0 GHz 2 6 MB L2 cache 1600 MHz FSB 80 GFlops 1 nvidia
More informationCPU Levels in the memory hierarchy Level 1 Level 2... Increasing distance from the CPU in access time Level n Size of the memory at each level 1: 2.2
FFT 1 Fourier fast Fourier transform FFT FFT FFT 1 FFT FFT 2 Fourier 2.1 Fourier FFT Fourier discrete Fourier transform DFT DFT n 1 y k = j=0 x j ω jk n, 0 k n 1 (1) x j y k ω n = e 2πi/n i = 1 (1) n DFT
More informationDEIM Forum 2012 C2-6 Hadoop Web Hadoop Distributed File System Hadoop I/O I/O Hadoo
DEIM Forum 12 C2-6 Hadoop 112-86 2-1-1 E-mail: momo@ogl.is.ocha.ac.jp, oguchi@computer.org Web Hadoop Distributed File System Hadoop I/O I/O Hadoop A Study about the Remote Data Access Control for Hadoop
More information[1] [2] [3] (RTT) 2. Android OS Android OS Google OS 69.7% [4] 1 Android Linux [5] Linux OS Android Runtime Dalvik Dalvik UI Application(Home,T
LAN Android Transmission-Control Middleware on multiple Android Terminals in a WLAN Environment with consideration of Round Trip Time Ai HAYAKAWA, Saneyasu YAMAGUCHI, and Masato OGUCHI Ochanomizu University
More information/* sansu1.c */ #include <stdio.h> main() { int a, b, c; /* a, b, c */ a = 200; b = 1300; /* a 200 */ /* b 200 */ c = a + b; /* a b c */ }
C 2: A Pedestrian Approach to the C Programming Language 2 2-1 2.1........................... 2-1 2.1.1.............................. 2-1 2.1.2......... 2-4 2.1.3..................................... 2-6
More informationMATLAB® における並列・分散コンピューティング ~ Parallel Computing Toolbox™ & MATLAB Distributed Computing Server™ ~
MATLAB における並列 分散コンピューティング ~ Parallel Computing Toolbox & MATLAB Distributed Computing Server ~ MathWorks Japan Application Engineering Group Takashi Yoshida 2016 The MathWorks, Inc. 1 System Configuration
More informationDPD Software Development Products Overview
2 2007 Intel Corporation. Core 2 Core 2 Duo 2006/07/27 Core 2 precise VTune Core 2 Quad 2006/11/14 VTune Core 2 ( ) 1 David Levinthal 3 2007 Intel Corporation. PC Core 2 Extreme QX6800 2.93GHz, 1066MHz
More informationGPU CUDA CUDA 2010/06/28 1
GPU CUDA CUDA 2010/06/28 1 GPU NVIDIA Mark Harris, Optimizing Parallel Reduction in CUDA http://developer.download.nvidia.com/ compute/cuda/1_1/website/data- Parallel_Algorithms.html#reduction CUDA SDK
More information26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1
FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux
More informationA Responsive Processor for Parallel/Distributed Real-time Processing
E-mail: yamasaki@{ics.keio.ac.jp, etl.go.jp} http://www.ny.ics.keio.ac.jp etc. CPU) I/O I/O or Home Automation, Factory Automation, (SPARC) (SDRAM I/F, DMAC, PCI, USB, Timers/Counters, SIO, PIO, )
More information1 P2 P P3P4 P5P8 P9P10 P11 P12
1 P2 P14 2 3 4 5 1 P3P4 P5P8 P9P10 P11 P12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 & 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 1! 3 2 3! 4 4 3 5 6 I 7 8 P7 P7I P5 9 P5! 10 4!! 11 5 03-5220-8520
More informationPS3 PS3 Cell.B.E Many Core PS3 GPU RSX Cerium Rendering Engine Cerium Task Manager DMA Task Queue Cerium Engine Game Programming on PS3 Shinji KONO Ga
PS3 PS3 Cell.B.E Many Core PS3 GPU RSX Cerium Rendering Engine Cerium Task Manager DMA Task Queue Cerium Engine Game Programming on PS3 Shinji KONO Game Programming on PS3 is introduced in our University
More information24 Vol. 1 2 5 7 9 0 A C E http://www.nttdocomo.co.jp/ corporate/eco/ http://www.ana.co.jp/ 1 0120-029-222 2 http://www.ana.co.jp/ 3 http://www.ana.co.jp/ Q1 A1 150 100 50 0 135 144 181 192 169 159
More information卒業論文
PC OpenMP SCore PC OpenMP PC PC PC Myrinet PC PC 1 OpenMP 2 1 3 3 PC 8 OpenMP 11 15 15 16 16 18 19 19 19 20 20 21 21 23 26 29 30 31 32 33 4 5 6 7 SCore 9 PC 10 OpenMP 14 16 17 10 17 11 19 12 19 13 20 1421
More informationMicrosoft PowerPoint - Lecture ppt
2007 年前学期 Bus Network 計算機アーキテクチャ第一 (E) Bidirectional network switch Processor node 12. チップマルチプロセッサ, その他 吉瀬謙二計算工学専攻 kise@cs.titech.ac.jp W641 講義室木曜日 13:20-14:50 N processors, 1 switch ( ), 1 link (the bus)
More informationuntitled
taisuke@cs.tsukuba.ac.jp http://www.hpcs.is.tsukuba.ac.jp/~taisuke/ CP-PACS HPC PC post CP-PACS CP-PACS II 1990 HPC RWCP, HPC かつての世界最高速計算機も 1996年11月のTOP500 第一位 ピーク性能 614 GFLOPS Linpack性能 368 GFLOPS (地球シミュレータの前
More information組込みシステムシンポジウム2011 Embedded Systems Symposium 2011 ESS /10/20 FPGA Android Android Java FPGA Java FPGA Dalvik VM Intel Atom FPGA PCI Express DM
Android Android Java Java Dalvik VM Intel Atom PCI Express DMA 1.25 Gbps Atom Android Java Acceleration with an Accelerator in an Android Mobile Terminal Keisuke Koike, Atsushi Ohta, Kohta Ohshima, Kaori
More information01_OpenMP_osx.indd
OpenMP* / 1 1... 2 2... 3 3... 5 4... 7 5... 9 5.1... 9 5.2 OpenMP* API... 13 6... 17 7... 19 / 4 1 2 C/C++ OpenMP* 3 Fortran OpenMP* 4 PC 1 1 9.0 Linux* Windows* Xeon Itanium OS 1 2 2 WEB OS OS OS 1 OS
More informationCSV ToDo ToDo
intra-mart ver4.0 2003/05/02 1. ( 10 imode ConceptBase imode CSV ToDo ToDo 2. intra-mart ver4.0 Java Sun JDK1.3.1 WebServerConnector Java DDL intra-mart intra-mart Java OS (1 Web Web intra-mart 2 Sun ONE
More information64bit SSE2 SSE2 FPU Visual C++ 64bit Inline Assembler 4 FPU SSE2 4.1 FPU Control Word FPU 16bit R R R IC RC(2) PC(2) R R PM UM OM ZM DM IM R: reserved
(Version: 2013/5/16) Intel CPU (kashi@waseda.jp) 1 Intel CPU( AMD CPU) 64bit SIMD Inline Assemler Windows Visual C++ Linux gcc 2 FPU SSE2 Intel CPU double 8087 FPU (floating point number processing unit)
More informationAn Interactive Visualization System of Human Network for Multi-User Hiroki Akehata 11N F
An Interactive Visualization System of Human Network for Multi-User Hiroki Akehata 11N8100002F 2013 3 ,.,.,.,,., (, )..,,,.,,.,, SPYSEE. SPYSEE,,., 2,,.,,.,,,,.,,,.,, Microsoft Microsoft PixelSense Samsung
More information13 I/O
13 I/O 98-0997-3 14 2 7 Linux OS OS OS I/O I/O TS-I/O I/O I/O TS-I/O TS-I/O 3 1 7 2 9 2.1..................... 9 2.2.................. 10 2.3 2...................... 12 2.4 Linux................... 14
More information10/ / /30 3. ( ) 11/ 6 4. UNIX + C socket 11/13 5. ( ) C 11/20 6. http, CGI Perl 11/27 7. ( ) Perl 12/ 4 8. Windows Winsock 12/11 9. JAV
tutimura@mist.i.u-tokyo.ac.jp kaneko@ipl.t.u-tokyo.ac.jp http://www.misojiro.t.u-tokyo.ac.jp/ tutimura/sem3/ 2002 12 11 p.1/33 10/16 1. 10/23 2. 10/30 3. ( ) 11/ 6 4. UNIX + C socket 11/13 5. ( ) C 11/20
More informationSecond-semi.PDF
PC 2000 2 18 2 HPC Agenda PC Linux OS UNIX OS Linux Linux OS HPC 1 1CPU CPU Beowulf PC (PC) PC CPU(Pentium ) Beowulf: NASA Tomas Sterling Donald Becker 2 (PC ) Beowulf PC!! Linux Cluster (1) Level 1:
More informationPC Development of Distributed PC Grid System,,,, Junji Umemoto, Hiroyuki Ebara, Katsumi Onishi, Hiroaki Morikawa, and Bunryu U PC WAN PC PC WAN PC 1 P
PC Development of Distributed PC Grid System,,,, Junji Umemoto, Hiroyuki Ebara, Katsumi Onishi, Hiroaki Morikawa, and Bunryu U PC WAN PC PC WAN PC 1 PC PC PC PC PC Key Words:Grid, PC Cluster, Distributed
More informationIPSJ SIG Technical Report Vol.2013-ARC-206 No /8/1 Android Dominic Hillenbrand ODROID-X2 GPIO Android OSCAR WFI 500[us] GPIO GP
Android 1 1 1 1 1 Dominic Hillenbrand 1 1 1 ODROID-X2 GPIO Android OSCAR WFI 500[us] GPIO GPIO API GPIO API GPIO MPEG2 Optical Flow MPEG2 1PE 0.97[W] 0.63[W] 2PE 1.88[w] 0.46[W] 3PE 2.79[W] 0.37[W] Optical
More informationIPSJ SIG Technical Report Vol.2013-ARC-203 No /2/1 SMYLE OpenCL (NEDO) IT FPGA SMYLEref SMYLE OpenCL SMYLE OpenCL FPGA 1
SMYLE OpenCL 128 1 1 1 1 1 2 2 3 3 3 (NEDO) IT FPGA SMYLEref SMYLE OpenCL SMYLE OpenCL FPGA 128 SMYLEref SMYLE OpenCL SMYLE OpenCL Implementation and Evaluations on 128 Cores Takuji Hieda 1 Noriko Etani
More information21 20 20413525 22 2 4 i 1 1 2 4 2.1.................................. 4 2.1.1 LinuxOS....................... 7 2.1.2....................... 10 2.2........................ 15 3 17 3.1.................................
More informationJ.JSSAC Vol. 7, No. 2, Mathematica Maple,., Open asir Open xxx asir. Open xxx Open asir, asir., Open xxx, Linux Open asir Open sm1 (kan/sm1). C
J.JSSAC (1999) Vol. 7, No. 2, pp. 2-17 Open asir HPC (Received 1997/12/1) 1 Open asir Open xxx,., ( ),,,,,.,., (1) (2) (3) (4),. Open xxx,.,., 1.,.,., 0 10, dx,.,., ohara@math.kobe-u.ac.jp taka@math.kobe-u.ac.jp
More information今から間にあう仮想化入門とXenについて
Xen Linux 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Agenda IA Xen. Xen 4. Xen 2 19 10 1 IA IA Server Linux Windows Linux Linux
More informationuntitled
4 1 1 7 7 10 10 HDD 15 CD-ROM 15 FDD 16 16 17 18 BIOS 18 BIOS 18 OSWindowsXP 22 22 30 33 IC CPU ICAND,OR NOT IC CPU IC IC 1-1 (Hard Disk Drive) CD-ROM (Floppy Disk Drive) 1 Input Output CPU CPU CPU CPU
More informationuntitled
全 方 位 型 藝 夢 真 剣 考 察 誌 Vol.13 GameDeep main issue MMORPG デザインという 深 淵 other PS3 の 夢 と 現 実 双 六 の 果 てに 人 はゲームなるものを 知 るか 人 生 ゲームな 日 本 モノポリーなアメリカ 先 祖 返 りの 夢 の 失 敗 :アンリミテッド サガ 再 評 価 ゲーム 売 り 場 なんです これでも http://gamedeep.niu.ne.jp/
More information02_C-C++_osx.indd
C/C++ OpenMP* / 2 C/C++ OpenMP* OpenMP* 9.0 1... 2 2... 3 3OpenMP*... 5 3.1... 5 3.2 OpenMP*... 6 3.3 OpenMP*... 8 4OpenMP*... 9 4.1... 9 4.2 OpenMP*... 9 4.3 OpenMP*... 10 4.4... 10 5OpenMP*... 11 5.1
More information1 osana@eee.u-ryukyu.ac.jp : FPGA : HDL, Xilinx Vivado + Digilent Nexys4 (Artix-7 100T) LSI / PC clock accurate / Artix-7 XC7A100T Kintex-7 XC7K325T : CAD Hands-on: HDL (Verilog) CAD (Vivado HLx) : 28y4
More information23 Fig. 2: hwmodulev2 3. Reconfigurable HPC 3.1 hw/sw hw/sw hw/sw FPGA PC FPGA PC FPGA HPC FPGA FPGA hw/sw hw/sw hw- Module FPGA hwmodule hw/sw FPGA h
23 FPGA CUDA Performance Comparison of FPGA Array with CUDA on Poisson Equation (lijiang@sekine-lab.ei.tuat.ac.jp), (kazuki@sekine-lab.ei.tuat.ac.jp), (takahashi@sekine-lab.ei.tuat.ac.jp), (tamukoh@cc.tuat.ac.jp),
More information(search: ) [1] ( ) 2 (linear search) (sequential search) 1
2005 11 14 1 1.1 2 1.2 (search:) [1] () 2 (linear search) (sequential search) 1 2.1 2.1.1 List 2-1(p.37) 1 1 13 n
More informationARM gcc Kunihiko IMAI 2009 1 11 ARM gcc 1 2 2 2 3 3 4 3 4.1................................. 3 4.2............................................ 4 4.3........................................
More information1 (bit ) ( ) PC WS CPU IEEE754 standard ( 24bit) ( 53bit)
GNU MP BNCpack tkouya@cs.sist.ac.jp 2002 9 20 ( ) Linux Conference 2002 1 1 (bit ) ( ) PC WS CPU IEEE754 standard ( 24bit) ( 53bit) 10 2 2 3 4 5768:9:; = %? @BADCEGFH-I:JLKNMNOQP R )TSVU!" # %$ & " #
More informationP2P P2P peer peer P2P peer P2P peer P2P i
26 P2P Proposed a system for the purpose of idle resource utilization of the computer using the P2P 1150373 2015 2 27 P2P P2P peer peer P2P peer P2P peer P2P i Abstract Proposed a system for the purpose
More information(300, 150) 120 getchar() HgBox(x, y, w, h) (x, y), w, h #include <stdio.h> #include <handy.h> int main(void) { int i; double w, h; } HgO
Handy Graphic for Handy Graphic Version 0.5 2008-06-09 1 Handy Graphic Handy Graphic C Handy Graphic Handy Graphic Mac OS X Handy Graphic HgDisplayer Handy Graphic HgDisplayer 2 Handy Graphic 1 Handy Graphic
More informationuntitled
Linux Core0 RedHat Enterprise Linux 5 2.6.26 RedHawk Linux Linux 1/1 RedHat Shared Memory Core1. Core31 2.6.21 Linux + PREEMPT_RT Shared Memory Core0 1/2 FIFO 2.6.14 Linux RealTime Scheduler Core1 POSIX(RedHat)
More informationmain.dvi
PC 1 1 [1][2] [3][4] ( ) GPU(Graphics Processing Unit) GPU PC GPU PC ( 2 GPU ) GPU Harris Corner Detector[5] CPU ( ) ( ) CPU GPU 2 3 GPU 4 5 6 7 1 toyohiro@isc.kyutech.ac.jp 45 2 ( ) CPU ( ) ( ) () 2.1
More information2. OpenMP OpenMP OpenMP OpenMP #pragma#pragma omp #pragma omp parallel #pragma omp single #pragma omp master #pragma omp for #pragma omp critica
C OpenMP 1. OpenMP OpenMP Architecture Review BoardARB OpenMP OpenMP OpenMP OpenMP OpenMP Version 2.0 Version 2.0 OpenMP Fortran C/C++ C C++ 1997 10 OpenMP Fortran API 1.0 1998 10 OpenMP C/C++ API 1.0
More informationGPGPUクラスタの性能評価
2008 年度理研 HPC シンポジウム第 3 世代 PC クラスタ GPGPU クラスタの性能評価 2009 年 3 月 12 日 富士通研究所成瀬彰 発表の概要 背景 GPGPU による高速化 CUDA の概要 GPU のメモリアクセス特性調査 姫野 BMT の高速化 GPGPU クラスタによる高速化 GPU Host 間のデータ転送 GPU-to-GPU の通信性能 GPGPU クラスタ上での姫野
More informationSlides: TimeGraph: GPU Scheduling for Real-Time Multi-Tasking Environments
計算機アーキテクチャ第 11 回 マルチプロセッサ 本資料は授業用です 無断で転載することを禁じます 名古屋大学 大学院情報科学研究科 准教授加藤真平 デスクトップ ジョブレベル並列性 スーパーコンピュータ 並列処理プログラム プログラムの並列化 for (i = 0; i < N; i++) { x[i] = a[i] + b[i]; } プログラムの並列化 x[0] = a[0] + b[0];
More informationEGunGPU
Super Computing in Accelerator simulations - Electron Gun simulation using GPGPU - K. Ohmi, KEK-Accel Accelerator Physics seminar 2009.11.19 Super computers in KEK HITACHI SR11000 POWER5 16 24GB 16 134GFlops,
More information1 M32R Single-Chip Multiprocessor [2] [3] [4] [5] Linux/M32R UP(Uni-processor) SMP(Symmetric Multi-processor) MMU CPU nommu Linux/M32R Linux/M32R 2. M
M32R Linux SMP a) Implementation of Linux SMP kernel for M32R multiprocessor Hayato FUJIWARA a), Hitoshi YAMAMOTO, Hirokazu TAKATA, Kei SAKAMOTO, Mamoru SAKUGAWA, and Hiroyuki KONDO CPU OS 32 RISC M32R
More informationHP OpenSource ブループリント
HP OpenSource MySQL Server 5.0 ver 1.0 1 MySQL 5.0 MySQL 5.0 1 MySQL MySQL 2 MySQL Enterprise MySQL MySQL Enterprise 3 MySQL MySQL 4 MySQL MySQL 5 MySQL Cluster MySQL MySQL Cluster 6 MySQL HP 1 HP Proliant
More informationGPGPU
GPGPU 2013 1008 2015 1 23 Abstract In recent years, with the advance of microscope technology, the alive cells have been able to observe. On the other hand, from the standpoint of image processing, the
More informationMicrosoft PowerPoint - NxLec ppt
2009 年後学期 プロセッサのデータパス ( シングル サイクル ) 計算機アーキテクチャ第二 (O) 5. パイプライン処理 大学院情報理工学研究科計算工学専攻吉瀬謙二 kise _at_ cs.titech.ac.jp S321 講義室月曜日 5,6 時限 13:20-14:50 1 プロセッサのデータパス ( パイプライン処理 ) ハザード (hazard) Clock 1: 命令を適切なサイクルで実行できないような状況が存在する.
More informationN08
CPU のキモチ C.John 自己紹介 英語きらい 絵かけない 人の話を素直に信じない CPUにキモチなんてない お詫び 予告ではCとC# とありましたがやる気と時間の都合上 C++のみを対象とします 今日のネタ元 MSDN マガジン 2010 年 10 月号 http://msdn.microsoft.com/ja-jp/magazine/cc850829.aspx Windows と C++
More informationA B 1: Ex. MPICH-G2 C.f. NXProxy [Tanaka] 2:
Java Jojo ( ) ( ) A B 1: Ex. MPICH-G2 C.f. NXProxy [Tanaka] 2: Java Jojo Jojo (1) :Globus GRAM ssh rsh GRAM ssh GRAM A rsh B Jojo (2) ( ) Jojo Java VM JavaRMI (Sun) Horb(ETL) ( ) JPVM,mpiJava etc. Send,
More information1 OpenCL OpenCL 1 OpenCL GPU ( ) 1 OpenCL Compute Units Elements OpenCL OpenCL SPMD (Single-Program, Multiple-Data) SPMD OpenCL work-item work-group N
GPU 1 1 2 1, 3 2, 3 (Graphics Unit: GPU) GPU GPU GPU Evaluation of GPU Computing Based on An Automatic Program Generation Technology Makoto Sugawara, 1 Katsuto Sato, 1 Kazuhiko Komatsu, 2 Hiroyuki Takizawa
More informationO(N) ( ) log 2 N
2005 11 21 1 1.1 2 O(N) () log 2 N 1.2 2 1 List 3-1 List 3-3 List 3-4? 3 3.1 3.1.1 List 2-1(p.70) 1 1 10 1 3.1.2 List 3-1(p.70-71) 1 1 2 1 2 2 1: 1 3 3.1.3 1 List 3-1(p.70-71) 2 #include stdlib.h
More informationPowerPoint プレゼンテーション
プログラミング応用演習 第 4 回再帰的構造体 プログラミングを 余談 : 教えることの難しさ 丁寧に説明しないと分かってもらえない 説明すると 小難しくなる学生が目指すべきところプログラム例を説明されて理解できる違うやり方でも良いので自力で解決できる おっけー 動けば良い という意識でプログラミング 正しく動くことのチェックは必要 解答例と自分のやり方との比較が勉強になる 今日のお題 再帰的構造体
More information( ) ( ) ( ) 2
(Basic Theory of Information Processing) 1 1 1.1 - - ( ) ( ) ( ) 2 Engineering Transformation or ( ) Military Transformation ( ) ( ) ( ) HDTV 3 ( ) or ( ) 4 5.609 (TSUBAME2.5, 11 (2014.6)) IP ( ) ( ) (
More informationuntitled
PC murakami@cc.kyushu-u.ac.jp muscle server blade server PC PC + EHPC/Eric (Embedded HPC with Eric) 1216 Compact PCI Compact PCIPC Compact PCISH-4 Compact PCISH-4 Eric Eric EHPC/Eric EHPC/Eric Gigabit
More informationSWoPP BOF BOF-1 8/3 19:10 BoF SWoPP : BOF-2 8/5 17:00 19:00 HW/SW 15 x5 SimMips/MieruPC M-Core/SimMc FPGA S
FINAL PROGRAM 23rd Annual Workshop SWoPP 2010 2010 / / 2010 Kanazawa Summer United Workshops on Parallel, Distributed, and Cooperative Processing 2010 8 3 ( ) 8 5 ( ) 920-0864 15 1 http://www.bunka-h.gr.jp/
More information連載講座 : 高生産並列言語を使いこなす (4) ゲーム木探索の並列化 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 準備 問題の定義 αβ 法 16 2 αβ 法の並列化 概要 Young Brothers Wa
連載講座 : 高生産並列言語を使いこなす (4) ゲーム木探索の並列化 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 準備 16 1.1 問題の定義 16 1.2 αβ 法 16 2 αβ 法の並列化 17 2.1 概要 17 2.2 Young Brothers Wait Concept 17 2.3 段数による逐次化 18 2.4 適応的な待機 18 2. 強制終了
More informationSQUFOF NTT Shanks SQUFOF SQUFOF Pentium III Pentium 4 SQUFOF 2.03 (Pentium 4 2.0GHz Willamette) N UBASIC 50 / 200 [
SQUFOF SQUFOF NTT 2003 2 17 16 60 Shanks SQUFOF SQUFOF Pentium III Pentium 4 SQUFOF 2.03 (Pentium 4 2.0GHz Willamette) 60 1 1.1 N 62 16 24 UBASIC 50 / 200 [ 01] 4 large prime 943 2 1 (%) 57 146 146 15
More information2 1 Web Java Android Java 1.2 6) Java Java 7) 6) Java Java (Swing, JavaFX) (JDBC) 7) OS 1.3 Java Java
1 Java Java 1.1 Java 1) 2) 3) Java OS Java 1.3 4) Java Web Start Web / 5) Java C C++ Java JSP(Java Server Pages) 1) OS 2) 3) 4) Java Write Once, Run Anywhere 5) Java Web Java 2 1 Web Java Android Java
More informationHPC (pay-as-you-go) HPC Web 2
,, 1 HPC (pay-as-you-go) HPC Web 2 HPC Amazon EC2 OpenFOAM GPU EC2 3 HPC MPI MPI Courant 1 GPGPU MPI 4 AMAZON EC2 GPU CLUSTER COMPUTE INSTANCE EC2 GPU (cg1.4xlarge) ( N. Virgina ) Quadcore Intel Xeon 5570
More informationuntitled
VMware HA / DRS Dell PowerEdge Scott Hanson dell.com/techcenter 2007 4 ...3...4 HA DRS...5 HA... 6 HA... 6... 6 HA... 6 DRS... 7 DRS... 7 DRS... 8 DRS... 9 HA DRS...10... 10... 10...12 VM... 13... 13...14
More information( ) 3 1 ( ), ( ).. 1
30 2019 1 22 ( ) 3 1 ( ), 2-9 5 ( ).. 1 1. ( T):,? ( O):, T:,? O:!?,!?,... T:,,,? O:!?,,, OS? T:,, SSD, OS, CPU, OS SSD,? O:,,...? T: : OS,,, ( ) (1),. Linux, Unix OS. (2), (permission), (owner)., ( :
More informationon PS3 Linux Core 2 Quad (GHz) SMs 7 SPEs 1 OS 4 1 Hz 1 (GFLOPS) SM PPE SPE bit
vs. 1 1 1 GPU TFLOPS GPU GPU GPGPU GPGPU 1 SIMD MFLOPS HPC GPU FFTZIP HPC Challenge RandomAccess Levenshtein 6 vs. Ryōhei NISHIMURA, 1 Hidetsugu IRIE 1 and Kei HIRAKI 1 Recently, on the one hand, performance
More informationNEC All rights reserved 1
NEC All rights reserved 1 NEC All rights reserved 2 NEC All rights reserved 3 (Founder) (Langchao Langchao) NEC All rights reserved 4 2.1 GB/s 64 bits wide 266 MHz 4 MB L3 on board, 96k L2, 32k L1 on -die
More information353 ISO/IEC JTC1 SC LSI 1 1 ASIC RISC SPARC 4 Fig. 1 1 Fig. 1 Diagram of Responsive Processor [2] [6] [7] [8] [9] 4 PCI USB RS 232C A/D D/A PWM
352 Vol. 19 No. 3, pp.352 361, 2001 1 2 Responsive Processor for Parallel/Distributed Real Time Control Nobuyuki Yamasaki 1 and Toshihiro Matsui 2 In this paper, we propose and design Responsive Processor
More informationWinDriver PCI Quick Start Guide
WinDriver PCI/PCI Express/PCMCIA 5! WinDriver (1) DriverWizard (2) DriverWizard WinDriver (1) Windows 98/Me/2000/XP/Server 2003/Vista Windows CE.NET Windows Embedded CE v6.00 Windows Mobile 5.0/6.0 Linux
More informationC
C 1 2 1.1........................... 2 1.2........................ 2 1.3 make................................................ 3 1.4....................................... 5 1.4.1 strip................................................
More informationSource: Intel.Config: Pentium III Processor-Intel Seattle SE440BX-2, 128MB PC100 CL2 SDRAM Intel 440BX-2 Chipset Platform- Diamond Viper 550 /
2002.1 4 1 2 3 Source: Intel.Config: Pentium III Processor-Intel Seattle SE440BX-2, 128MB PC100 CL2 SDRAM Intel 440BX-2 Chipset Platform- Diamond Viper 550 / nvidia TNT 2x AGP with 16MB memory, nvidia
More informationJava updated
Java 2003.07.14 updated 3 1 Java 5 1.1 Java................................. 5 1.2 Java..................................... 5 1.3 Java................................ 6 1.3.1 Java.......................
More information¥Ñ¥Ã¥±¡¼¥¸ Rhpc ¤Î¾õ¶·
Rhpc COM-ONE 2015 R 27 12 5 1 / 29 1 2 Rhpc 3 forign MPI 4 Windows 5 2 / 29 1 2 Rhpc 3 forign MPI 4 Windows 5 3 / 29 Rhpc, R HPC Rhpc, ( ), snow..., Rhpc worker call Rhpc lapply 4 / 29 1 2 Rhpc 3 forign
More informationShonan Institute of Technology MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 Ships1 * ** ** ** Development of a Small-Mid Range Paral
MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 Ships1 * ** ** ** Development of a Small-Mid Range Parallel Computer Ships1 Makoto OYA*, Hiroto MATSUBARA**, Kazuyoshi SAKURAI** and Yu KATO**
More information1 C STL(1) C C C libc C C C++ STL(Standard Template Library ) libc libc C++ C STL libc STL iostream Algorithm libc STL string vector l
C/C++ 2007 6 18 1 C STL(1) 2 1.1............................................... 2 1.2 stdio................................................ 3 1.3.......................................... 10 2 11 2.1 sizeof......................................
More information/* do-while */ #include <stdio.h> #include <math.h> int main(void) double val1, val2, arith_mean, geo_mean; printf( \n ); do printf( ); scanf( %lf, &v
1 http://www7.bpe.es.osaka-u.ac.jp/~kota/classes/jse.html kota@fbs.osaka-u.ac.jp /* do-while */ #include #include int main(void) double val1, val2, arith_mean, geo_mean; printf( \n );
More informationストリーミング SIMD 拡張命令2 (SSE2) を使用した SAXPY/DAXPY
SIMD 2(SSE2) SAXPY/DAXPY 2.0 2000 7 : 248600J-001 01/12/06 1 305-8603 115 Fax: 0120-47-8832 * Copyright Intel Corporation 1999, 2000 01/12/06 2 1...5 2 SAXPY DAXPY...5 2.1 SAXPY DAXPY...6 2.1.1 SIMD C++...6
More information2 2 GtkWidget* gtk_drawing_area_new ( void ); /* */ void gtk_drawing_area_size ( GtkDrawingArea *darea, gint width, gint height); realize size allocat
200 B3 GUI TA http://www.cyber.t.u-tokyo.ac.jp/ tani/class/mech enshu/ 200 7 6 X Window System GUI(Graphical User Interface) GUI (event driven) C GUI(Graphical User Interface) X Window System GUI GUI 2
More informationiDIVO_Manager_service対応OSと必須ソフトウェア
idivo Manager Service(Ver.1.0.0) AIX 6L(6.1) AIX 7L(7.1) HP-UX 11.23(11iv2) OS アーキテクチャー備考 POWER POWER Itanium ( 注 1) HP-UX 11.31(11iv3) Itanium Solaris 10 SPARC ( 注 2) Red Hat Enterprise Linux 5 Advanced
More informationTitle 中國宗教文獻研究國際シンポジウム報告書 ( 大規模佛教文獻群に對する確率統計的分析の試み / 師茂樹 ) Author(s) Citation (2004) Issue Date URL Right Typ
Title 中國宗教文獻研究國際シンポジウム報告書 ( 大規模佛教文獻群に對する確率統計的分析の試み / 師茂樹 ) Author(s) Citation (2004) Issue Date 2004-12 URL http://hdl.handle.net/2433/65875 Right Type Conference Paper Textversion publisher Kyoto University
More information