Similar documents
( ) : 1997

MOSFET 6-2 CMOS 6-2 TTL Transistor Transistor Logic ECL Emitter Coupled Logic I2L Integrated

0630-j.ppt


mbed祭りMar2016_プルアップ.key

Taro10-名張1審無罪判決.PDF

R1LV0416Dシリーズ データシート

untitled


Łñ“’‘‚2004

プリント


LTC 自己給電絶縁型コンパレータ

論理設計の基礎

DS90LV V or 5V LVDS Driver/Receiver (jp)

VM-53PA1取扱説明書

R1RW0408D シリーズ

熊本県数学問題正解

R1LV1616H-I シリーズ

LM358

The DatasheetArchive - Datasheet Search Engine

ELCODIS.COM - ELECTRONIC COMPONENTS DISTRIBUTOR

LT 低コスト、シャットダウン機能付き デュアルおよびトリプル300MHz 電流帰還アンプ

pc910l0nsz_j

i


Wide Scanner TWAIN Source ユーザーズガイド

R1RW0416DI シリーズ

TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016

- - Microsoft Windows Microsoft Corporation - Windows Vista Microsoft Corporation - TANDD

R1RP0416D シリーズ

MLA8取扱説明書

AD8212: 高電圧の電流シャント・モニタ

9BBH3A8_P0000

x () g(x) = f(t) dt f(x), F (x) 3x () g(x) g (x) f(x), F (x) (3) h(x) = x 3x tf(t) dt.9 = {(x, y) ; x, y, x + y } f(x, y) = xy( x y). h (x) f(x), F (x


HN58X2402SFPIAG/HN58X2404SFPIAG

A_chapter3.dvi

ad bc A A A = ad bc ( d ) b c a n A n A n A A det A A ( ) a b A = c d det A = ad bc σ {,,,, n} {,,, } {,,, } {,,, } ( ) σ = σ() = σ() = n sign σ sign(


M51132L/FP データシート

Distributeur : JBG-METAFIX


Microsoft Word - ②(添付資料)家庭の夏期節電実態調査の結果について

18 ( ) I II III A B C(100 ) 1, 2, 3, 5 I II A B (100 ) 1, 2, 3 I II A B (80 ) 6 8 I II III A B C(80 ) 1 n (1 + x) n (1) n C 1 + n C

LTC ビット、200ksps シリアル・サンプリングADC

ADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp)

R1EV5801MBシリーズ データシート

51505agj.PDF

untitled

ADM3070E/ADM3071E/ADM3072E/ADM3073E/ADM3074E/ADM3075E/ADM3076E/ADM3077E/ADM3078E: 3.3 V、±15 kV ESD 保護付き、半/全二重、RS-485 / RS-422 トランシーバ

LM2940

A A = a 41 a 42 a 43 a 44 A (7) 1 (3) A = M 12 = = a 41 (8) a 41 a 43 a 44 (3) n n A, B a i AB = A B ii aa

MAX665S//X ABSOLUTE MAXIMUM ATINGS B4P to PKN (MAX665X) to 24 B3P to PKN (MAX665) to 8 B2P to PKN (MAX665S) to 2 BP to PKN, B2P to B

untitled

表1票4.qx4

福祉行財政と福祉計画[第3版]

P15 P211 1 P1 P4 P2 P3 P4 P17

Plastic Package (Note 12) Note 1: ( ) Top View Order Number T or TF See NS Package Number TA11B for Staggered Lead Non-Isolated Package or TF11B for S

LM6172 デュアル高速低消費電力、低歪み電圧帰還アンプ

untitled

(1) θ a = 5(cm) θ c = 4(cm) b = 3(cm) (2) ABC A A BC AD 10cm BC B D C 99 (1) A B 10m O AOB 37 sin 37 = cos 37 = tan 37

A S- hara/lectures/lectures-j.html r A = A 5 : 5 = max{ A, } A A A A B A, B A A A %

HN58V256Aシリーズ/HN58V257Aシリーズ データシート

AN6591FJM

「産業上利用することができる発明」の審査の運用指針(案)

O E ( ) A a A A(a) O ( ) (1) O O () 467

untitled

HN58C256A シリーズ/HN58C257A シリーズ データシート

1 (1) vs. (2) (2) (a)(c) (a) (b) (c) 31 2 (a) (b) (c) LENCHAR

89865TVS_JA.fm

1 7 ω ω ω 7.1 0, ( ) Q, 7.2 ( Q ) 7.1 ω Z = R +jx Z 1/ Z 7.2 ω 7.2 Abs. admittance (x10-3 S) RLC Series Circuit Y R = 20 Ω L = 100

VHDL



DS90LV047A

RNA51xxシリーズ データシート

LMC6022 Low Power CMOS Dual Operational Amplifier (jp)

LP3470 Tiny Power On Reset Circuit (jp)

pc725v0nszxf_j

1 4 1 ( ) ( ) ( ) ( ) () 1 4 2

ABSOLUTE MAXIMUM RATINGS Supply Voltage,...-.5V to 5.V Input Voltage (LVDS, TTL)...-.5V to ( +.5V) Output Voltage (LVDS)...-.5V to ( +.5V) Continuous


MAX DS.J

漸化式のすべてのパターンを解説しましたー高校数学の達人・河見賢司のサイト

S1F77330 シリーズテクニカルマニュアル Rev.2.1

ax 2 + bx + c = n 8 (n ) a n x n + a n 1 x n a 1 x + a 0 = 0 ( a n, a n 1,, a 1, a 0 a n 0) n n ( ) ( ) ax 3 + bx 2 + cx + d = 0 4

RMWV3216A Series Datasheet

高等学校学習指導要領解説 数学編

t θ, τ, α, β S(, 0 P sin(θ P θ S x cos(θ SP = θ P (cos(θ, sin(θ sin(θ P t tan(θ θ 0 cos(θ tan(θ = sin(θ cos(θ ( 0t tan(θ

17 ( ) II III A B C(100 ) 1, 2, 6, 7 II A B (100 ) 2, 5, 6 II A B (80 ) 8 10 I II III A B C(80 ) 1 a 1 = 1 2 a n+1 = a n + 2n + 1 (n = 1,

DS90LV011A 3V LVDS 1 回路入り高速差動出力ドライバ

178 5 I 1 ( ) ( ) ( ) ( ) (1) ( 2 )

入試の軌跡

RMLV0416E Series Datasheet

DS

untitled

RMLV0816BGBG Datasheet

OPA134/2134/4134('98.03)

LTC ホット・スワップ・コントローラ

Transcription:

2014.3.10 @stu.hirosaki-u.ac.jp

1 1 1.1 2 3 ( 1) x ( ) 0 1 ( 2)NOT 0 NOT 1 1 NOT 0 ( 3)AND 1 AND 1 3 AND 0 ( 4)OR 0 OR 0 3 OR 1 0 1 x NOT x x AND x x OR x + 1 1 0 x x 1 x 0 x 0 x 1 1.2 n ( ) 1 ( ) n x 1, x 2,..., x n {0, 1} = f(x 1, x 2,..., x n ) 1 AND x

2 1 0, 1 2 n 1.1 3 1.1: 3 (a) NOT (b) AND (c) OR x = x 0 1 1 0 x 1 x 2 = x 1 x 2 0 0 0 0 1 0 1 0 0 1 1 1 x 1 x 2 = x 1 + x 2 0 0 0 0 1 1 1 0 1 1 1 1 = x 1 x 2 x 1 x 2 = x 1 x 2 0 0 0 0 1 0 1 0 1 1 1 0 x 1 x 2 x 1, x 2 1.3 NOT, AND, OR 1.1 x (a)not (b)and (c)or 1.1: 1.2:

1.4. 3 = x 1 x 2 1.2 ( ) NOT x 0 1 = x ( ) AND x 1 x 2 = x 1 x 2 0 0 0 1 1 0 1 1 ( ) OR x 1 x 2 = x 1 + x 2 0 0 0 1 1 0 1 1 ( ) 1.2 x 1 x 2 = x 1 x 2 0 0 0 1 1 0 1 1 1.4 NOT, AND, OR 3 3 AND ( = x 1 x 2 x 3 = (x 1 x 2 ) x 3 ) 2 AND ( 1.3) NAND NOR 1.3(b)(c) exclusive OR( = x 1 x 2 + x 1 x 2 ) (d) 1.7 NAND NOT AND OR NOR NOT AND OR NAND NOR 1

4 1 x3 x3 (a)3 AND (b)nand (c)nor (d)exclusive OR 1.3: ( ) 3 AND 1.3(a) x 1 x 2 x 3 = x 1 x 2 x 3 = (x 1 x 2 ) x 3 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 ( ) NAND 1.3(b) ( ) NOR 1.3(c) ( ) exclusive OR 1.3(d)

1.5. 5 1.5 1.4 NOT AND OR 1 High( ) 0 Low( ) x (a) NOT (b) AND (c) OR 1.4: - 2 NOT (TI SN7404) 1.5 SN74LS04 SN74LS04 High 2.4V Low 0.4V 2.0V High 0.8V Low ( 1.2) Vo, output voltage, V Guaranteed output range for logical 1 2.4 Guaranteed output range for logical 0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.4 0.5 Permissible input range for logical 0 Measured transfer characteristics for a tpical gate at Vcc=5.0 and fan-out=10 0.4 0.8 1.2 1.6 2.0 2.4 2.8 Vi, input voltage, V Permissible input range for logical 1 1.5: NOT SN7404 2 1.4

6 1 1.2: NOT SN74LS04 ( ) MIN NOM MAX UNIT TEST CONDITIONS V CC, Suppl voltage 4.5 5 5.5 V I OH, High-level output current 400 µa I OL, Low-level output current 8 ma V IH, High-level input voltage 2 V V IL, Low-level input voltage 0.8 V V OH, High-level output voltage 2.7 3.4 V V CC =MIN, V IL = V IL Max, I OH =MAX V OL, Low-level output voltage 0.4 V V CC =MIN, V IH =2V, I OL =4mA I IH, High-level input current 20 µa V CC =MAX, V IH =2.7V I IL, Low-level input current 0.4 ma V CC =MAX, V IL =0.4V ( ) NOT (SN74LS04) 0 1 ( ) 1.4(a) (c) 0,1 ( ) 1.4(a) NOT 1.5 1.6 IC(Integrated Circuit: ) 6 NOT 4 AND 4 OR 1 IC IC SSI(Small Scale Integrated circuit) IC MSI, LSI, LSI ( 1.3) Pentium III 950 Pentium IV 4200 LSI 1.3: IC IC SSI MSI LSI LSI 1 IC 30 30 1000 1000 10 10 1.7 1.4

1.7. 7 1.4: 1 + x = 1 1 x = x 0 + x = x 0 x = 0 x + x = x x (x + ) = x x + = + x x = x x + ( + z) = (x + ) + z x ( z) = (x ) z x ( + z) = x + x z x + z = (x + ) (x + z) x + x = x x x = x x + x = 1 x x = 0 x = x x + = x x = x + (a)nand (b)nor 1.6: NAND 1.6(a) NOR 1.6(b) 1.7 NAND NOR NOT NAND NOT, AND, OR NOR NOT, AND, OR x x x x (a)nand NOT x x (b)nor NOT 1.7: NAND NOR NOT 1.8 NOT, AND, OR 1.9 ( ) 1.4

8 1 (a)not: x (b)and: x 1 x 2 (c)or: x 1 + x 2 1.8: (a)x 1 + x 2 (b)x 1 + x 2 (c)x 1 (d)x 2 (e)x 1 x 2 1.9: ( ) NAND NOR exclusive OR ( ) 1.6(a) (b) ( ) NAND NOT, AND, OR ( ) NOR NOT, AND, OR ( ) x + = x x = x + 1.6 AND OR ( ) ( )

9 2 ( 2.1) 2.1: (1) (2) (3) (4) 2.1 = f(x 1, x 2,..., x n ) x 1 = 0 x 1 = 1 1.4 f(x 1, x 2,..., x n ) = (x 1 + x 1 ) f(x 1, x 2,..., x n ) = x 1 f(x 1, x 2,..., x n ) + x 1 f(x 1, x 2,..., x n ) = x 1 f(0, x 2,..., x n ) + x 1 f(1, x 2,..., x n ) 1 f(x 1 ) = (x 1 + x 1 ) f(x 1 ) = x 1 f(x 1 ) + x 1 f(x 1 ) = x 1 f(0) + x 1 f(1)

10 2 2 f(x 1, x 2 ) = (x 1 + x 1 ) f(x 1, x 2 ) = x 1 f(x 1, x 2 ) + x 1 f(x 1, x 2 ) = x 1 f(0, x 2 ) + x 1 f(1, x 2 ) = x 1 (x 2 f(0, 0) + x 2 f(0, 1)) + x 1 (x 2 f(1, 0) + x 2 f(1, 1)) = x 1 x 2 f(0, 0) + x 1 x 2 f(0, 1) + x 1 x 2 f(1, 0) + x 1 x 2 f(1, 1) f(x 1, x 2,..., x n ) = x 1 x 2... x n f(0, 0,..., 0) +x 1 x 2... x n f(0, 0,..., 1)... +x 1 x 2... x n f(1, 1,..., 1) 2 n f(0, 0,..., 0), f(0, 0,..., 1), f(1, 1,..., 1) {0, 1} f(...) = 0 1. 1 2. 0 x i 1 x i 3. 2.2(a) (b) 1.2 x 1 x 2 x 3 1( ) 0( ) = 1 x 1 = 0, x 2 = 0, x 3 = 1 = 1 OK = 1 1 3 1. = 1 x 1 = 0, x 2 = 0, x 3 = 1 x 1 = 1, x 2 = 0, x 3 = 0

2.1. 11 x 1 x 2 x 3 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 (a) (b) 2.2: x 1 = 1, x 2 = 0, x 3 = 1 x 1 = 1, x 2 = 1, x 3 = 0 x 1 = 1, x 2 = 1, x 3 = 1 2. x i = 0 x i x i = 1 x i x 1 x 2 x 3, x 1 x 2 x 3, x 1 x 2 x 3, x 1 x 2 x 3, x 1 x 2 x 3 3. ( ) = x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 2.3 ( ) x 1 x 2 0 0 0 0 1 1 1 0 1 1 1 0 (1) (2)

12 2 x3 x3 x3 2.3: = f(x 1, x 2,..., x n ) x 1 = 0 x 1 = 1 f(x 1, x 2,..., x n ) = x 1 x 1 + f(x 1, x 2,..., x n ) = (x 1 + f(x 1, x 2,..., x n )) ( x 1 + f(x 1, x 2,..., x n )) = (x 1 + f(0, x 2,..., x n )) (x 1 + f(1, x 2,..., x n )) 1 f(x 1 ) = x x 1 + f(x 1 ) = (x 1 + f(x 1 )) (x 1 + f(x 1 )) = (x 1 + f(0)) (x 1 + f(1)) 2 f(x 1, x 2 ) = x 1 x 1 + f(x 1, x 2 ) = (x 1 + f(x 1, x 2 )) (x 1 + f(x 1, x 2 )) = (x 1 + f(0, x 2 )) (x 1 + f(1, x 2 )) = (x 1 + (x 2 + f(0, 0)) (x 2 + f(0, 1))) (x 1 + (x 2 + f(1, 0)) (x 2 + f(1, 1))) = (x 1 + x 2 + f(0, 0)) (x 1 + x 2 + f(0, 1)) (x 1 + x 2 + f(1, 0)) (x 1 + x 2 + f(1, 1)) f(x 1, x 2,..., x n ) = (x 1 + x 2 +... + x n + f(0, 0,..., 0))

2.1. 13 (x 1 + x 2 +... + x n + f(0, 0,..., 1))... (x 1 + x 2 +... + x n + f(1, 1,..., 1)) 2 n f(0, 0,..., 0), f(0, 0,..., 1), f(1, 1,..., 1) {0, 1} f(...) = 1 1. 0 2. 0 x i 1 x i 3. x 1 x 2 x 3 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 3 1. = 0 x 1 = 0, x 2 = 0, x 3 = 0 x 1 = 0, x 2 = 1, x 3 = 0 x 1 = 0, x 2 = 1, x 3 = 1 2. x i = 0 x i x i = 1 x i x 1 + x 2 + x 3, x 1 + x 2 + x 3, x 1 + x 2 + x 3 ( ) 3. = (x 1 + x 2 + x 3 ) (x 1 + x 2 + x 3 ) (x 1 + x 2 + x 3 )

14 2 x3 x3 x3 2.4: 2.4 ( ) x 1 x 2 0 0 0 0 1 1 1 0 1 1 1 0 (1) (2) 2.2 2.2(a) ( )

2.2. 15 x 1 x 2 x 3 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1* 1 0 1 1 1 1 0 1 1 1 1 1 2 1.4 x 1 x 2 x 3 + x 1 x 2 x 3 = (x 1 + x 1 ) x 2 x 3 = x 2 x 3 4 x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 =... = x 1 1.4 x 1 x 2 x 3 = x 1 x 2 x 3 + x 1 x 2 x 3 = x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 = (x 1 x 2 x 3 + x 1 x 2 x 3 ) + (x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 + x 1 x 2 x 3 ) = x 2 x 3 + x 1 (Karnaugh) ( 2.5) = 1 x 2 = 0, x 3 = 1 x 1 = 1 x 1 {}}{ x 1 x 2 00 01 11 10 x 3 0 1 1 { x 3 1 1 1 1 } {{ } x 2 2.5: 2.2(a) (1)

16 2 (2) 1 2 n (3) 1 (2) (4) 2.5 4 1 2 1 x 1 x 2 x 3 = x 1 + x 2 x 3 2.6 2.2(a) 2.3 2.4 x3 2.6: 2.2(a) 4 3.11 6 Quine-McCluske ( ) 2.6 2.2(a) 2.3 (Half Adder) (Full Adder) 2.7(a) S = A B + A B C = A B 2.7(b) XOR(eXclusive OR) 2.7(c) 2.8(a)

2.3. 17 A B S C 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 (a) C A B (b)not AND OR A B (c)exclusive OR C S S 2.7: S = A B C i + A B + C i + A B C i + A B C i C o = A B C i + A B C i + A B C i + A B C i S C o C o = A B + B C i + C i A 2.8(b) exclusive OR 8 1 7 2.9 2 8 A 7...A 1 A 0 B 7...B 1 B 0 S 7...S 1 S 0 ( ) 2.7(c) 1 ( ) 2.8(b) 1 ( ) 2.9 2 2

18 2 A B C i S C o 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 (a) A B Ci (b) Co S 2.8: 2.9: 8 8 1 0 ( 2.10) 2.10:

2.3. 19 n 2 n 8 3 ( ) 3 8 1 000 111 ( ) 000 111 8 ( 1) 3 2.11(a)(b) 3 2.11(c)(d) x 1 x 2 x 3 x 4 x 5 x 6 x 7 x 8 1 2 3 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 (a) x3x4 x5x6x7x8 (b) 1 12 23 3 1 2 3 z1 z2 z3 z4 z5 1 2 3 z 1 z 2 z 3 z 4 z 5 z 6 z 7 z 8 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 1 1 0 0 0 0 0 0 0 1 (c) 1 2 3 (d) z6 z7 z8 2.11: ( ) 2 (1) 2 (2) 2 (3)

20 2 7 7 LED 7 0 9 ( 2.12) a f g b e c d 2.12: 7 LED 3 (7 ) 1 2 3 a b c d e f g 0 0 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 1 1 0 1 2 0 1 1 1 1 1 1 0 0 1 3 1 0 0 0 1 1 0 0 1 1 4 1 0 1 1 0 1 1 0 1 1 5 1 1 0 1 0 1 1 1 1 1 6 1 1 1 1 1 1 0 0 1 0 7 a d 2.13 ( ) 2.13 e g e g 2.14(a) ( ) 2 (7 ) (1) 1, 2 a g (2) a g 1, 2 (3) (4)

2.3. 21 1 {}}{ 1 2 3 00 01 11 10 { 0 1 1 1 3 1 1 1 1 }{{} 2 a = 2 + 1 3 + 1 3 1 {}}{ 1 2 3 00 01 11 10 { 0 1 1 1 3 1 1 1 1 }{{} 2 b = 1 + 2 3 + 2 3 1 {}}{ 1 2 3 00 01 11 10 { 0 1 1 1 3 1 1 1 1 1 }{{} 2 c = 1 + 2 + 3 1 {}}{ 1 2 3 00 01 11 10 { 0 1 1 1 3 1 1 1 }{{} 2 d = 1 2 + 1 3 + 2 3 + 1 2 3 2.13: 7 (a d)

22 2 1 12 23 3 a b c d e 1 2 3 f g 1 2 3 a b c d e f g e f d g a c b (a) (a d) (b) 2.14: 3-7 1 2 a b c d e f g a f g b e c d 2.15: 2-7

23 3 3.1 1 ( ) n 2 n RS 3.1(a) RS (b) (c) (d) R n = 1, S n = 1 (a)rs (b) (c) ( ) R n S n Q n 0 0 Q n 1 0 1 1 1 0 0 1 1 (d) 3.1: RS ( ) 3.1(b) RS (c)

24 3 JK 3.2(a) JK Q T J K 3.2(b) J K Q n+1 0 0 Q n 0 1 0 1 0 1 1 1 Q n (a)jk (b) 3.2: JK ( ) JK

3.1. 25 J K Q n Q n+1 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 3.2(b) T 3.3(a) T (b) JK (c) (d) Q ( ) 2 ( 2 1) T (a)t (b) (c) ( ) Q n Q n+1 0 1 1 0 (d) 3.3: T ( ) 3.3(b) T (c) D 3.4(a) D (b) JK (c) (d) D ( ) ( ) 3.4(b) D (c)

26 3 (a)d (b) (c) ( ) D n Q n+1 0 0 1 1 (d) 3.4: D 3.2 T n 2 n 10 2 n ( ) 3.5(a) 4 10Hz ( ) T Q A, Q B 2.15 2-7 LED (a)4 (b) ( ) 3.5: 7 LED 3.6 ( 2 ) LED LED a g 7 7 D

3.2. 27 LED1 a g T1 LED2 a g T2 D T Q a g LED 10 7 10 17 LED LED 7 10=70 a b c d e f g a f g b e c d a f g b e c d 3.6: 100 ( ) 100 ( ) ( ) 2.11 2 n n 128 7 - - 3.7 ( ) 3.8(a) 4 (b) -

28 3 3.7: - (a)4 (b) ( ) 3.3 3.8: - 3.9(a) n 2 n 3.9(a) (b)(c) (c) (b)

3.3. 29 (a) (b) (c) 3.9:...150...50 100 ( ) 3.10 S 0 : S 1 : 50 S 2 : 100 x 1, x 2 / 1, 2 : / x 1 : 100 x 2 : 50 1 : 2 : 3.10: 3.10 3.1(a) ( ) 3 2bit 2 D

30 3 Q 1, Q 2 S 0 = 00, S 1 = 01, S 2 = 10( S i = Q 1 Q 2 ) 3.9 3.1(a) 1, 2 D 1, D 2 4 3.1(a) (b) D 1 D 2 / 1 2 3.1: (a) (b) x 1 x 2 x 1 x 2 x 1 x 2 x 1 x 2 x 1 x 2 00 01 10 11 00 01 10 11 Q 1 Q 2 S 0 S 0 /0,0S 1 /0,0S 2 /0,0 00 00/00 01/00 10/00 S 1 S 1 /0,0S 2 /0,0S 0 /1,0 01 01/00 10/00 00/10 S 2 S 2 /0,0S 0 /1,0S 0 /1,1 10 10/00 00/10 00/11 3.2 Q 1 Q 2 = 11 ( ) x 1 x 2 = 11 ( ) 0 1 (Don t Care Event) 0 1 0 D 1 = Q 1 Q 2 x 1 x 2 + Q 1 Q 2 x 1 x 2 + Q 1 Q 2 x 1 x 2 D 2 = Q 1 Q 2 x 1 x 2 + Q 1 Q 2 x 1 x 2 1 = Q 1 Q 2 x 1 x 2 + Q 1 Q 2 x 1 x 2 + Q 1 Q 2 x 1 x 2 2 = Q 1 Q 2 x 1 x 2 3.11 1 D 1 = Q 2 x 2 + Q 1 Q 2 x 1 + Q 1 x 1 x 2 D 2 = Q 1 Q 2 x 2 + Q 2 x 1 x 2 1 = Q 1 x 2 + Q 2 x 1 + Q 1 x 1 2 = Q 1 x 1 3.12

3.3. 31 3.2: Q 1 Q 2 x 1 x 2 D 1 D 2 1 2 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 1 0 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 1 1 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 1 0 1 0 0 0 1 1 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 ( ) 3.1 ( A) B F ( S i Q 1 Q 2 ) S 0 S 1 S 2 A( 3.1) 00 01 10 B 00 01 11 C 00 10 01 D 00 10 11 E 00 11 01 F 00 11 10 G 01 00 10 H 01 00 11 I 10 00 01 J 10 00 11

32 3 x 1 x 2 00 01 11 10 Q 1 Q 2 00 0 0 1 01 0 1 0 11 10 1 0 0 x 1 x 2 00 01 11 10 Q 1 Q 2 00 0 1 0 01 1 0 0 11 10 0 0 0 D 1 = Q 2 x 2 + Q 1 Q 2 x 1 + Q 1 x 1 x 2 D 2 = Q 1 Q 2 x 2 + Q 2 x 1 x 2 (1) D 1 (2) D 2 x 1 x 2 00 01 11 10 Q 1 Q 2 00 0 0 0 01 0 0 1 11 10 0 1 1 x 1 x 2 00 Q 1 Q 2 01 11 10 00 0 0 0 01 0 0 0 11 10 0 0 1 1 = Q 1 x 2 + Q 2 x 1 + Q 1 x 1 2 = Q 1 x 1 (3) 1 (4) 2 3.11: ( ) 3.10

3.3. 33 Q 1Q 1Q 2Q 2 1 2 D 1 D 2 3.12:

35 A1

36 3 A2