H3/7/4 H3/7/25
............... 2... 3 CPU HD647750F67(SH4)... 3 SDRAM TC59SM76AFTL-80 28MB... 3 FLASH ROM BM29LV800BA-90PFTN 2MB... 3 DPRAM IDT70V27L5 28KB... 3 FIFO IDT72V3690L0 32768LWORD... 3... 4... 4 FIFO Write... 5 5FIFO Read... 5 DBGREG... 6... 7... 8
SETTING REGISTER... 9 GLINK MON REGISTER... 0 GLINK CHK REGISTER... 0 GLINK SET REGISTER... TTC CNT REGISTER... 2 SLINK CNT REGISTER... 3 FIFO INPUT MASK REGISTER... 3 FIFO FULL REGISTER... 4 FIFO ALMOST FULL REGISTER... 4 FIFO EMPTY REGISTER... 5 FIFO FULL MASK REGISTER... 5 FIFO ALMOST FULL MASK REGISTER... 6 GLINK FIFO RESET REGISTER... 6 TTC FIFO RESET REGISTER... 7 OUT FIFO RESET REGISTER... 8 SH4 IRL from CSR REGISTER... 9 VME IREQ from SH4 REGISTER... 9 VME IREQVEC from SH4 REGISTER... 20 VME IREQ from CSR REGISTER... 20 VME IREQVEC from CSR REGISTER... 2
SH4 RESET REGISTER... 22...23 GLINK-Rx (SW7)... 23 GLINK-Rx (SW83)... 23 AMODE (SW)... 23 VADR (SW,2,4,5)... 24 SH4 (SW3)... 25 (SW6)... 25 (SW7,4,5)... 25...26 SYS_RESET... 26 TCCLK... 26 FG... 26 JP... 26...27...27 VME P... 29 VME P2... 30 (CN)... 30 SH4_UART_CH0 (CN3)... 3
SH4_UART_CH (CN4)... 3 ALTERA_JTAG (CN6,7)... 3 SH4_JTAG (CN8)... 3 TTCrx(J,2)... 32 SLINK (CN5)... 33
ATLAS TGC ROD-0 ATLAS TGC ROD-0
2
CPU HD647750F67(SH4) BCR 0xFF800000 32 0x0000 000C BCR2 0xFF800004 6 0xff0c WCR 0xFF800008 32 0x2444 4444 WCR2 0xFF80000C 32 0x2492 6664 WCR3 0xFF80000 32 0x0000 0000 MCR 0xFF80004 32 0x580 60c PCR 0xFF80008 6 0x0000 RTCSR 0xFF8000C 6 0xa509 RTCNT 0xFF800020 6 0xa500 RTCOR 0xFF800024 6 0xa5b4 PFCR 0xFF800028 6 Default SDMR2 0xFF90090 8 0x00 SDMR3 0xFF94090 0x00 SH4 SDRAM TC59SM76AFTL-80 28MB SDRAM CPU FLASH ROM BM29LV800BA-90PFTN 2MB A20A0 A22A2 2 0x0000 554 00AA 00AA 32 20x0000 0AA8 0055 0055 32 30x0000 554 00A0 00A0 32 4 32 DPRAM IDT70V27L5 28KB FIFO IDT72V3690L0 32768LWORD 3
0 H 0000 0000 H 00F FFFF H 0020 0000 H 03FF FFFF H 0400 0000 H 040 FFFF H 0402 0000 H 07FF FFFF 2 H 0800 0000 H 0BFF FFFF 3 H 0C00 0000 H 0FFF FFFF 4 H 000 0000 H 000 007F 5 6 H 000 0080 H 0FF FFFF H 00 0000 H 00 000F H 00 000 H FF FFFF H 200 0000 H 3FF FFFF H 400 0000 H 5FF FFFF H 600 0000 H 7FF FFFF H 800 0000 H 9FF FFFF H A00 0000 H BFF FFFF FLASH-ROM (2MB) DPRAM (28KB) SDRAM (64MB) SDRAM (64MB) CSR(FPGA) DBGREG FIFO-n FIFO-TTCn FIFO-n FIFO-TTCn ReadoutFIFO FIFO-VME 32 32 32 32 64 8/6/32/64 64 8/6/32/64 32 32 32 32 32 Write 32 Read 32 32 Write 4
FIFO Write H 200 0000 GLINK-FIFO_0 H 220 0000 GLINK-FIFO_ H 240 0000 GLINK-FIFO_2 H 260 0000 GLINK-FIFO_3 H 280 0000 GLINK-FIFO_4 H 2A0 0000 GLINK-FIFO_5 H 2C0 0000 GLINK-FIFO_6 H 2E0 0000 GLINK-FIFO_7 H 300 0000 GLINK-FIFO_8 H 320 0000 GLINK-FIFO_9 H 340 0000 GLINK-FIFO_0 H 360 0000 GLINK-FIFO_ H 380 0000 GLINK-FIFO_2 H 3A0 0000 TTC-FIFO_0 H 3C0 0000 TTC-FIFO_ H 3E0 0000 FIFO SH4 GLINK-FIFO-n D<5..0>, D<3..6> FPGA GLINK-FIFO-n TTC-FIFO 5FIFO Read H 40 0000 GLINK-FIFO_0 H 420 0000 GLINK-FIFO_ H 440 0000 GLINK-FIFO_2 H 460 0000 GLINK-FIFO_3 H 480 0000 GLINK-FIFO_4 H 4A0 0000 GLINK-FIFO_5 H 4C0 0000 GLINK-FIFO_6 H 4E0 0000 GLINK-FIFO_7 H 500 0000 GLINK-FIFO_8 H 520 0000 GLINK-FIFO_9 H 540 0000 GLINK-FIFO_0 H 560 0000 GLINK-FIFO_ H 580 0000 GLINK-FIFO_2 H 5A0 0000 TTC-FIFO_0 H 5C0 0000 TTC-FIFO_ H 5E0 0000 5
DBGREG 0x000000 Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 FLA SH_B USY R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 3 RSV 0 FLASH_BUSY 0 6
H 0 0000 H 0 007F H 0 0080 H 0 FFFF H 0000 H 7FFF H 8000 H FFFF CSR D32 ReadoutFIFO D32 FIFO-VME D32 D32BLT H 2 0000 H 2 FFFF DPRAM (28Kbyte) D32 7
R/W 0x00 SETTING R/W H 0000 0003 32 CSR 0x04 GLINK_MON R H 0000 0000 32 0x08 GLINK_CHK RC H 0000 0000 32 0x0C GLINK_SET R/W H 0000 0002 32 0x0 TTC_CNT R/W H 0000 0002 32 0x4 SLINK_CNT R/W H 0000 0007 32 0x8 FIFO_INPUT_MASK R/W H 0000 0000 32 0xC Reserved 0x20 FIFO_FULL RC H 0000 0000 32 INTR 0x24 FIFO_ALMOST_FULL RC H 0000 0000 32 0x28 FIFO_EMPTY R H 0000 0000 32 0x2C FIFO_FULL_MASK R/W H 000 FFFF 32 0x30 FIFO_ALMOST_FULL_MASK R/W H 000 FFFF 32 0x34 GLINK_FIFO_RESET R/W H 0000 0003 32 0x38 TTC_FIFO_RESET R/W H 0000 0003 32 0x3C OUT_FIFO_RESET R/W H 0000 0003 32 0x40 SH4_IRL from CSR R/W H 0000 000F 32 0x44 VME_IREQ from SH4 R/W H 0000 0007 32 0x48 VME_IREQVEC R/W H 0000 0000 32 from SH4 0x4C VME_IREQ from CSR R/W H 0000 0007 32 0x50 VME_IREQVEC R/W H 0000 0000 32 from CSR 0x54 Reserved 0x5C 0x60 SH4_RESET R/W H 0000 000 32 0x64 0x7C Reserved 8
SETTING REGISTER Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 ROD BZ FIFO OUT TEST FIFO SC LK GC LK R/W R R R R R R R R R R R R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 35 RSV 4 RODBZ 3 FIFOOUT 2 TESTFIFO SCLK 0 GCLK 0 ROD_BUSY (FF/PAF) ROD_BUSY 0 RreadoutFIFO Slink RreadoutFIFO Vme 0 FIFO-n,FIFO-TTCn SH4 WriteDisable FIFO-n,FIFO-TTCn SH4 WriteEnable 0 Slink CLK TTCrx 40.08MHz /2 Slink CLK 40.08MHz /2 0 Glink CLK TTCrx 40.08MHz Glink CLK 40.08MHz 9
GLINK MON REGISTER 4 GLINK Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 RDY 2 RDY RDY 0 RDY 9 RDY 8 RDY 7 RDY 6 RDY 5 RDY 4 RDY 3 RDY 2 RDY RDY 0 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 GER 2 GER GER 0 GER 9 GER 8 GER 7 GER 6 GER 5 GER 4 GER 3 GER 2 GER GER 0 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit reg 35 RSV 286 RDY[2..0] 0 Glink not Ready Glink Ready 53 RSV 20 GER[2..0] 0 Glink DATA not ERROR Glink DATA ERROR GLINK CHK REGISTER 8 ENABLE ENABLE bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 FDC E2 FDC E FDC E0 FDC E9 FDC E8 FDC E7 FDC E6 FDC E5 FDC E4 FDC E3 FDC E2 FDC E FDC E0 R/W R R R RC RC RC RC RC RC RC RC RC RC RC RC RC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 FGE R2 FGE R FGE R0 FGE R9 FGE R8 FGE R7 FGE R6 FGE R5 FGE R4 FGE R3 FGE R2 FGE R FGE R0 R/W R R R RC RC RC RC RC RC RC RC RC RC RC RC RC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit Reg 35 RSV 286 FDCE[2..0] 0 FIFO-read-data data/conrol word FIFO-read-data data/conrol word 53 RSV 20 FGER[2..0] 0 FIFO-read-data RxGERR FIFO-read-data RxGERR 0
GLINK SET REGISTER C bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 ESM PX ENB RX FLG ENB R/W R R R R R R R R R R R R R R R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit Reg 32 RSV ESMPXENB 0 RXFLGENB 0 disable descramble (Glink enable descramble (Glink 0 Flg bit is not used as a user bit (Glink Flg bit is used as a user bit (Glink
TTC CNT REGISTER 0 bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 SDA I SDA O SCL I SCL O TTCR ST TTCR DY R/W R R R R R R R R R R/W R R/W R R R/W R 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 38 RSV 7 SDAI 0 TTCrx-I2C 6 SDAO 0 TTCrx-I2C 5 SCLI 0 TTCrx-I2C 4 SCLO 0 TTCrx-I2C 32 RSV TTCRST 0 reset TTCrx(reset_b) none 0 TTCRDY 0 TTCrx not ready TTCrx ready 2
SLINK CNT REGISTER 4 Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 LRL3 LRL2 LRL LRL0 LDO WN# UCN TL# UTE ST# URE SET# R/W R R R R R R R R R R R R R R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 bit reg 38 RSV 74 LRL[3..0] 3 LDOWN# 2 UCNTL# UTEST# 0 URESET# 0 LINK RETURN KINE DATA 0 SLINK IS NOT OPERATIONAL OPERATIONAL 0 TRANSMIT CONTROL WORD TRANSMIT DATA WORD 0 SET THE SLINK TO THE TEST MODE SET THE SLINK TO NORMAL MODE 0 SLINK SET NONE FIFO INPUT MASK REGISTER 8 Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 FIM_ T FIM_ T0 FIM_ 2 FIM_ FIM_ 0 FIM_ 9 FIM_ 8 FIM_ 7 FIM_ 6 FIM_ 5 FIM_ 4 FIM_ 3 FIM_ 2 FIM_ FIM_ 0 R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit reg 35 RSV 40 FIM_T[..0] 0 FIFO Write Enable FIM[2..0] FIFO Input Mask(Write Disable) 3
FIFO FULL REGISTER 20 ENABLE ENABLE Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 FF_ VF R/W R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 FF_ FF_ FF_ FF2 FF FF0 FF9 FF8 FF7 FF6 FF5 FF4 FF3 FF2 FF FF0 ROF T T0 R/W RC RC RC RC RC RC RC RC RC RC RC RC RC RC RC RC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit Reg 37 RSV 60 FF_VF FF_ROF FF_T[..0] FF[2..0] 0 not Full FIFO-Full FIFO ALMOST FULL REGISTER 24 ENABLE ENABLE Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 AF_ VF R/W R R R R R R R R R R R R R R R RC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 AF_ AF_ AF_ AF2 AF AF0 AF9 AF8 AF7 AF6 AF5 AF4 AF3 AF2 AF AF0 ROF T T0 R/W RC RC RC RC RC RC RC RC RC RC RC RC RC RC RC RC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bit Reg 37 RSV 60 AF_VF AF_ROF AF_T[..0] AF[2..0] 0 not Almost-Full FIFO Almost-Full 4
FIFO EMPTY REGISTER 28 FIFO VME FIFO EMPTY FIFO Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EF_ VF Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 EF_ EF_ EF_ EF2 EF EF0 EF9 EF8 EF7 EF6 EF5 EF4 EF3 EF2 EF EF0 ROF T T0 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit reg 37 RSV 60 EF_VF EF_ROF EF_T[..0] EF[2..0] 0 not Empty FIFO Empty FIFO FULL MASK REGISTER 2C Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 MFF_ VF R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 MFF_ ROF MFF_ T MFF_ T0 MFF 2 MFF MFF 0 MFF 9 MFF 8 MFF 7 MFF 6 MFF 5 MFF 4 MFF 3 MFF 2 MFF MFF 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit reg 37 RSV 60 MFF_VF MFF_ROF MFF_T[..0] MFF[2..0] 0 FIFO-Full Enable FIFO-Full Disable 5
FIFO ALMOST FULL MASK REGISTER 30 Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 MAF _ VF R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 MAF _ROF MAF _T MAF _T0 MAF 2 MAF MAF 0 MAF 9 MAF 8 MAF 7 MAF 6 MAF 5 MAF 4 MAF 3 MAF 2 MAF MAF 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit reg 37 RSV 60 MAF_VF MAF_ROF MAF_T[..0] MAF[2..0] GLINK FIFO RESET REGISTER 34 0 FIFO Almost-Full Enable FIFO Almost-Full Disable FIFO Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 G_FS EL G_FS EL0 G_ LD G_ FRST R/W R R R R R R R R R R R R R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 34 RSV 32 G_FSEL[..0] 0 MRST Offset pin G_LD 0 G_FRST 0 MRST Offset pinmrst Offset Enable MRST Offset pinmrst Offset Disable 0 FIFO reset none 6
TTC FIFO RESET REGISTER 38 FIFO Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 T_FS EL T_FS EL0 T_ LD T_ FRST R/W R R R R R R R R R R R R R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 34 RSV 32 T_LD T_FSEL[..0] 0 T_FRST 0 MRST Offset pin 0 MRST Offset pinmrst Offset Enable MRST Offset pinmrst Offset Disable 0 FIFO reset None 7
OUT FIFO RESET REGISTER 3C FIFO Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 RV_F SEL RV_F SEL0 RV_ LD RV_ FRST R/W R R R R R R R R R R R R R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 34 RSV 32 T_LD T_FSEL[..0] 0 T_FRST 0 MRST Offset pin 0 MRST Offset pinmrst Offset Enable MRST Offset pinmrst Offset Disable 0 FIFO reset none LD,FSEL[..0]offset-value LD FSEL FSEL0 offset-value H L L 023 L H L 5 L L H 255 L L L 27 L H H 63 H H L 3 H L H 5 H H H 7 8
SH4 IRL from CSR REGISTER 40 FIFO_FULLALMOST_FULL SH4 FIFO_FULL,ALMOST_FULL H 0000 000F Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 IRL3 IRL2 IRL IRL0 R/W R R R R R R R R R R R R R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 34 RSV 30 IRL[3..0] 0 SH4 VME IREQ from SH4 REGISTER 44 SH4 VME Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 SI SI SI REQ2 REQ REQ0 R/W R R R R R R R R R R R R R R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 33 RSV 20 SIREQ[2..0] 0 SH4 VME (7) 9
VME IREQVEC from SH4 REGISTER 48 SH4 VME IREQ VECTOR Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 C3 C30 C29 C28 C27 C26 C25 C24 C23 C22 C2 C20 C9 C8 C7 C6 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 C5 C4 C3 C2 C C0 C9 C8 C7 C6 C5 C4 C3 C2 C C0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 30 C[3..0] 0 SH4 VME VME IREQ from CSR REGISTER 4C FIFO_FULLALMOST_FULL VME Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 CI REQ2 CI REQ CI REQ0 R/W R R R R R R R R R R R R R R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 33 RSV 20 CIREQ[2..0] 0 CSR VME (7) 20
VME IREQVEC from CSR REGISTER 50 CSR VME IREQ VECTOR Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 C3 C30 C29 C28 C27 C26 C25 C24 C23 C22 C2 C20 C9 C8 C7 C6 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 C5 C4 C3 C2 C C0 C9 C8 C7 C6 C5 C4 C3 C2 C C0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 30 C[3..0] 0 CSR VME SIREQ[2..0],CIREQ[2..0]VME IREQ[7..] SIREQ[2..0]/CIREQ[2..0] VME 0 IREQ 0 IREQ2 00 IREQ3 0 IREQ4 00 IREQ5 00 IREQ6 000 IREQ7 SH4,CSR VECTOR IREQ VME IREQ 2
SH4 RESET REGISTER 60 SH4 Bit 3 30 29 28 27 26 25 24 23 22 2 20 9 8 7 6 R/W R R R R R R R R R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 5 4 3 2 0 9 8 7 6 5 4 3 2 0 SH4_ RST R/W R R R R R R R R R R R R R R R R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Reg 3 RSV 0 SH4_RST 0 SH4 RESET None 22
GLINK-Rx (SW7) SW7 CH RXPASSENB Disable Enable GLINK-2 ON 2 RXDIV0 0 GLINK-2 OFF 3 RXDIV 0 GLINK-2 ON 4 5 6 DSW GLINK HIGH HIGH,LOW GLINK-Rx (SW83) SWx CH RXPASSENB Disable Enable GLINK-n ON 2 RXDIV0 0 GLINK-n OFF 3 RXDIV 0 GLINK-n ON 4 RXPASSENB Disable Enable GLINK-n+ ON 5 RXDIV0 0 GLINK-n+ OFF 6 RXDIV 0 GLINK-n+ ON (n=0,2,4,6,8,0) DSW GLINK HIGH HIGH,LOW AMODE (SW) PATERN PATERN2 PATERN3 PATERN4 8 AMODE[0] 0 0 7 AMODE[] 0 0 A32 A24 A6 NOT USED 23
VADR (SW,2,4,5) VME SW ON OFF 3 VADR[5] 0 2 VADR[6] 0 VADR[7] 0 SW2 ON OFF 8 VADR[8] 0 7 VADR[9] 0 6 VADR[0] 0 5 VADR[] 0 4 VADR[2] 0 3 VADR[3] 0 2 VADR[4] 0 VADR[5] 0 SW4 ON OFF 8 VADR[6] 0 7 VADR[7] 0 6 VADR[8] 0 5 VADR[9] 0 4 VADR[20] 0 3 VADR[2] 0 2 VADR[22] 0 VADR[23] 0 SW5 ON OFF 8 VADR[24] 0 7 VADR[25] 0 6 VADR[26] 0 5 VADR[27] 0 4 VADR[28] 0 3 VADR[29] 0 2 VADR[30] 0 VADR[3] 0 24
SH4 (SW3) 3 ON OFF 8 OFF 7 0 OFF 6 ON 5 0 OFF 32 4 0 OFF 3 ON CPU 2 OFF OFF SH (SW6) ROD SH4 (SW7,4,5) 25
SYS_RESET JP -2 2-3 JP SYS_RESET TCCLK JP JP-7,8 TTCrx FIFO TTXrx FG JP JP23 GND JP 26
LED LED LED5 LED LED9 LED0 LED LED2 LED3 LED4 LED23 LED9 LED23 LED24 LED75 LED76 LED79 LED80 LED92 LED VME CLK LED2 VME LED3 BERR LED4 LED5 FF,PAF FIFO EF FIFO PAF FIFO FF SLINK LED9 LED20 LED2 LED22 LED23 GNIK LED(24+4n) LED(25+4n) LED(26+4n) LED(27+4n) TTCrx LED76 LED77 LED78 LED79 SLINKCLK FIFODATA SLINK FIFODATA VME LFF GLINK_FIFO CLK TESTFIFO RXERROR RXREADY TESTMD ON TTC_FIFO_0 TTC_FIFO_ TTC_FIFO CLK CN P VME P P2 VME P2 CN CN2 ROD_BUSY CN3 SH4-UART_CH0 CN4 SH4-UART_CH DBG CN5 SLINK CN6 ALTERA-JTAG ROM 27
CN7 ALTERA-JTAG SRAM CN8 SH4-JTAG J TTCrx J2 TTCrx 28
VME P A VD0 B C VD8 D Z A2 VD B2 C2 VD9 D2 GND Z2 GND A3 VD2 B3 C3 VD0 D3 Z3 A4 VD3 B4 C4 VD D4 Z4 GND A5 VD4 B5 C5 VD2 D5 Z5 A6 VD5 B6 C6 VD3 D6 Z6 GND A7 VD6 B7 C7 VD4 D7 Z7 A8 VD7 B8 C8 VD5 D8 Z8 GND A9 GND B9 C9 GND D9 Z9 A0 SYSCLK B0 C0 D0 Z0 GND A GND B C BERRIN# D Z A2 DS# B2 C2 SYSRST# D2 +3.3V Z2 GND A3 DS0# B3 C3 LWORD# D3 Z3 A4 WRITE# B4 C4 AM5 D4 +3.3V Z4 GND A5 GND B5 C5 VA23 D5 Z5 A6 DTACK# B6 AM0 C6 VA22 D6 +3.3V Z6 GND A7 GND B7 AM C7 VA2 D7 Z7 A8 AS# B8 AM2 C8 VA20 D8 +3.3V Z8 GND A9 GND B9 AM3 C9 VA9 D9 Z9 A20 IACK# B20 GND C20 VA8 D20 +3.3V Z20 GND A2 IACKIN# B2 C2 VA7 D2 Z2 A22 IACKOUT# B22 C22 VA6 D22 +3.3V Z22 GND A23 AM4 B23 C23 VA5 D23 Z23 A24 VA7 B24 IREQ7# C24 VA4 D24 +3.3V Z24 GND A25 VA6 B25 IREQ6# C25 VA3 D25 Z25 A26 VA5 B26 IREQ5# C26 VA2 D26 +3.3V Z26 GND A27 VA4 B27 IREQ4# C27 VA D27 Z27 A28 VA3 B28 IREQ3# C28 VA0 D28 +3.3V Z28 GND A29 VA2 B29 IREQ2# C29 VA9 D29 Z29 A30 VA B30 IERQ# C30 VA8 D30 +3.3V Z30 GND A3 B3 C3 D3 GND Z3 A32 +5V B32 +5V C32 +5V D32 Z32 GND 29
VME P2 A B +5V C D Z A2 B2 GND C2 D2 Z2 GND A3 B3 RETRY# C3 D3 Z3 A4 B4 VA54 C4 D4 Z4 GND A5 B5 VA25 C5 D5 Z5 A6 B6 VA26 C6 D6 Z6 GND A7 B7 VA27 C7 D7 Z7 A8 B8 VA28 C8 D8 Z8 GND A9 B9 VA29 C9 D9 Z9 A0 B0 VA30 C0 D0 Z0 GND A B VA3 C D Z A2 B2 GND C2 D2 Z2 GND A3 B3 +5V C3 D3 Z3 A4 B4 VD6 C4 D4 Z4 GND A5 B5 VD7 C5 D5 Z5 A6 B6 VD8 C6 D6 Z6 GND A7 B7 VD9 C7 D7 Z7 A8 B8 VD20 C8 D8 Z8 GND A9 B9 VD2 C9 D9 Z9 A20 B20 VD22 C20 D20 Z20 GND A2 B2 VD23 C2 D2 Z2 A22 B22 GND C22 D22 Z22 GND A23 B23 VD24 C23 D23 Z23 A24 B24 VD25 C24 D24 Z24 GND A25 B25 VD26 C25 D25 Z25 A26 B26 VD27 C26 D26 Z26 GND A27 B27 VD28 C27 D27 Z27 A28 B28 VD29 C28 D28 Z28 GND A29 B29 VD30 C29 D29 Z29 A30 B30 VD3 C30 D30 Z30 GND A3 B3 GND C3 D3 GND Z3 A32 B32 +5V C32 D32 Z32 GND (CN) +3.3V 2 +3.3V 3 +3.3V 4 +3.3V 5 +5V 6 GND 7 GND 8 GND 9 GND 0 GND 30
SH4_UART_CH0 (CN3) TX0 2 RX0 3 GND SH4_UART_CH (CN4) TX 2 RX 3 GND ALTERA_JTAG (CN6,7) TCKI 2 GND 3 TDO 4 +3.3V 5 TMS 6 7 8 9 TDI 0 GND SH4_JTAG (CN8) TCK 2 GND 3 TRST# 4 GND 5 SHTDO 6 GND 7 ASEBRK# 8 9 TMS 0 GND TDI 2 GND 3 RST# 4 GND 3
TTCrx(J,2) (J) (J2) 2 TTCCLKdes 2 3 3 4 4 5 5 6 6 7 7 EVCNTLSTR 8 8 EVCNTHSTR 9 9 0 0 GND SUBADR0 BCNT0 2 SUBADR 2 BCNT 3 SUBADR2 3 BCNT2 4 SUBADR3 4 BCNT3 5 SUBADR4 5 BCNT4 6 SUBADR5 6 BCNT5 7 SUBADR6 7 BCNT6 8 SUBADR7 8 BCNT7 9 TTC_DQ0 9 BCNT8 20 TTC_DQ 20 BCNT9 2 TTC_DQ2 2 BCNT0 22 TTC_DQ3 22 BCNT 23 Doutstr 23 24 GND 24 25 TTC_DOUT0 25 26 TTC_DOUT 26 27 TTC_DOUT2 27 SDA 28 TTC_DOUT3 28 29 TTC_DOUT4 29 BCNTSTR 30 TTC_DOUT5 30 3 TTC_DOUT6 3 GND 32 TTC_DOUT7 32 GND 33 RESET_B 33 GND 34 READY 34 GND 35 GND 35 +5V 36 GND 36 +5V 37 GND 37 +5V 38 GND 38 +5V 39 GND 39 40 GND 40 SCL 4 GND 4 GND 42 GND 42 GND 43 GND 43 +3.3V 44 GND 44 +3.3V 45 GND 45 +3.3V 46 GND 46 +3.3V 47 GND 47 GND 48 GND 48 GND 49 GND 49 GND 50 GND 50 GND 32
SLINK (CN5) LRL3 33 SLD23 2 LRL2 34 SLD22 3 +3.3V 35 SLD2 4 LRL 36 GND 5 +3.3V 37 SLD20 6 LRL0 38 SLD9 7 LDOWN# 39 +3.3V 8 GND 40 SLD8 9 GND 4 SLD7 0 LFF# 42 SLD6 UCLK 43 SLD5 2 GND 44 GND 3 GND 45 SLD4 4 UWEN# 46 SLD3 5 URESET# 47 GND 6 GND 48 SLD2 7 GND 49 SLD 8 UTEST# 50 SLD0 9 UCNTRL# 5 SLD9 20 GND 52 +3.3V 2 SLD3 53 SLD8 22 +3.3V 54 SLD7 23 GND 55 GND 24 SLD30 56 SLD6 25 SLD29 57 SLD5 26 SLD28 58 SLD4 27 SLD27 59 SLD3 28 GND 60 GND 29 SLD26 6 SLD2 30 SLD25 62 SLD 3 GND 63 +3.3V 32 SLD24 64 SLD0 33