AD7142: 静電容量タッチ・センサ向けのプログラマブル・コントローラ
|
|
|
- かねろう てっちがわら
- 5 years ago
- Views:
Transcription
1 AD7142 CDC 36ms 1fF 14 RC RAM SPI AD7142 I 2 C AD V DRIVE GPIO 325mm5mm LFCSP_VQ V 1mA 50µA A/V CIN0 30 CIN1 31 CIN2 32 CIN3 1 CIN4 2 CIN5 3 CIN6 4 CIN7 5 CIN8 6 CIN9 7 CIN10 8 CIN11 9 CIN12 10 CIN13 11 C SHIELD SRC SRC 16 V DRIVE 20 SDO/ SDA V REF+ V REF Σ SDI/ SCLK CS/ ADD0 ADD INT 13 AV CC 14 AGND 17 DV CC 18 DGND1 19 DGND2 26 GPIO AD7142AD CDC CDC16 250kHzΣ 14CDC CDC AD7142AD AD7142SPIAD7142-1I 2 C GPIO AD7142AD mm5mmLFCSP_VQ V 1mA400ms 50µA REV. A REVISION 2007 Analog Devices, Inc. All rights reserved MT
2 INT
3 1/07Rev. 0 to Rev. A 6/06Revision 0: Initial Version
4 AV CC DV CC VT A Min Typ Max ms CIN 1 2 pf 16 CIN 25 na 20 % to RMS pf CIN C BULK 1 20 pf C BULK ff 4 % 200ms400ms600ms800ms khz AV CC V 20 ma 50 ma 250 pf C SHIELD 10 µa C SHIELD AV CC /2 V SDISCLKCS SDAGPI TEST V IH 0.7V DRIVE V V IL 0.4 V I IH 1 µa V IN V DRIVE I IL 1 µa V IN D GND 150 mv SCLKSDAINT V OL 0.4 V I SINK 1mA I OH µa V OUT V DRIVE SDOGPO V OL 0.4 V I SINK 1mAV DRIVE V V OH V DRIVE 0.6 V I SOURCE 1mAV DRIVE V SDO 1 µa GND DV CC GPO 5 2 µa GND DV CC
5 Min Typ Max AV CC DV CC V V DRIVE V I CC ma 20 µa T A µa 4.5 µa T A µa 1 C IN C BULK 2 C IN 2. 2 AV CC DV CC 3.6VT25SRC50pFSRC C BULK µa ms ms ms ms AV CC DV CC 3.6VSRC50pFSRC µa ms ms ms ms
6 t 4 t 5 AD7142 SPIAD7142 T A 4085V DRIVE VAV CC DV CC V25 t R t F 5nsV CC V 4. SPI T MIN T MAX f SCLK 5 MHzmax t 1 5 nsmin CSSCLK t 2 20 nsmin SCLK t 3 20 nsmin SCLK t 4 15 nsmin SDI t 5 15 nsmin SDI t 6 20 nsmax SCLKSDO t 7 16 nsmax CSSDO t 8 15 nsmin SCLKCS CS t 1 t 2 t 3 t 8 SCLK SDI MSB LSB t 6 t7 SDO MSB LSB SPI
7 I 2 CAD T A 4085V DRIVE VAV CC DV CC V25 1.6V 5. I 2 C 1 f SCLK 400 khzmax t µsmin t HD; STA t µsmin t LOW t µsmin t HIGH t nsmin t SU; DAT t nsmin t HD; DAT t µsmin t SU; STO t µsmin t SU; STA t µsmin t BUF t R 300 nsmax t F 300 nsmax 1 AD7142 t 2 t R t F t 1 SCLK t t 3 1 t 5 t 4 t 7 t6 SDATA t 8 4. I 2 C
8 6 AGNDAV CC V DGNDDV CC AGND 0.3VAV CC 0.3V DGND 0.3VV DRIVE 0.3V DGND 0.3VV DRIVE 0.3V 1 10mA ESD 2.5kV LFCSP_VQ 450mW θ JA 135.7/W IR mASCR 5. C L 50pF ESD 200µA I OL 200µA I OH 1.6V ESD ESD ESD
9 CIN11 CIN12 CIN13 AGND SRC SRC CIN2 32 CIN2 31 CIN1 30 CIN0 29 V REF 28 V REF+ 31 CIN1 30 CIN0 29 V REF 28 V REF+ CIN11 CIN12 CIN13 AGND SRC SRC TEST 26 GPIO 25 INT 27 TEST 26 GPIO 25 INT AD7142 CIN3 CIN4 CIN5 CIN6 CIN7 CIN8 CIN9 CIN AD CS 23 SCLK 22 SDI 21 SDO 20 V DRIVE 19 DGND2 18 DGND1 17 DV CC CIN3 CIN4 CIN5 CIN6 CIN7 CIN8 CIN9 CIN AD ADD1 23 SCLK 22 ADD0 21 SDA 20 V DRIVE 19 DGND2 18 DGND1 17 DV CC C SHIELD AV CC AD AD C SHIELD AV CC CIN3 2 CIN4 3 CIN5 4 CIN6 5 CIN7 6 CIN8 7 CIN9 8 CIN10 9 CIN11 10 CIN12 11 CIN13 12 C SHIELD CDC10nF 13 AV CC CDC 14 AGND CDC 15 SRC CDC 16 SRC 17 DV CC 18 DGND1 19 DGND2 20 V DRIVE 21 SDO AD7142SPI SDA AD7142-1I 2 CSDA 22 SDI AD7142SPI ADD0 AD7142-1I 2 C0 23 SCLK 24 CS AD7142SPI ADD1 AD7142-1I 2 C1 25 INT 26 GPIO GPIO 27 TEST 28 V REF CDC 29 V REF CDC 30 CIN0 31 CIN1 32 CIN2
10 V CC AV CC DV CC I CC AI CC DI CC 11. V CC AV CC DV CC I CC AI CC DI CC LP_CONV_DELAY = 200ms LP_CONV_DELAY = 400ms 80 LP_CONV_DELAY = 600ms 60 LP_CONV_DELAY = 800ms V CC AV CC DV CC I CC AI CC DI CC 12. SRC I CC AI CC DI CC LP_CONV_DELAY = 200ms LP_CONV_DELAY = 400ms LP_CONV_DELAY = 600ms 40 LP_CONV_DELAY = 800ms V CC AV CC DV CC I CC AI CC DI CC 13. SRC
11 V V V mV 200mV k 100k 10M 300mV 400mV 500mV AI CC DI CC V 3.3V 2.7V mV 200mV 100mV 50mV 25mV k 10k 100k 1M 10M 15. AI CC DI CC 17.
12 AD7142AD CDC 16Σ AD7142AD7142-1CIN0CIN13 14 CDC AD7142SPI AD7142-1I 2 C AD7142AD AD7142AD AD7142 AD AD7142 1PC AD7142 AD RAM AD7142 AD AD7142 AD7142 INT INT AD V325mm5mm LFCSP_VQ AD7142 Σ Σ ADCAD7142 PC AD7142 AD7142 AD7142 ADC Σ AD7142 Tx Rx
13 2 PCAD kB PC AD71423 AC AD7142POWER_ MODE01 0x0008 POWER_MODEAD7142 POWER_MODE POWER_MODE POWER_MODE POWER_MODE00 AD7142 AD7142 AD7142 AD7142 CDC AD7142 POWER_MODE10 AD7142 LP_CONV_DELAY ms ms AD7142 AD ms AD7142 AD7142 LP_CONV_DELAY400msAD ms0.9mA400ms 15µA CDC 20. AD7142 AD7142 0x002Ambient Compensation Ctrl 0PWR_DWN_TIMEOUT AD7142 SPII2 C AD7142
14 4546 AD7142 STAGE0 CIN 45CIN_CONNECTION_SETUP CDC AD7142 CDC C SHIELD C SHIELD CINxCDC CDC CINxCDC CDC CIN0CIN13 CIN0STAGE1CDC STAGE112 2 CIN0 CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 CIN7 CIN8 CIN9 CIN10 CIN11 CIN12 CIN CIN_CONNECTION _SETUP CDC
15 AD714216Σ CDC 14 CDC 250kHz CDC 9 [9:8] CIN 9. CDC CDC ms ms AD CDC AD7142 2DAC 22C IN C BULK PC C BULK DAC SRC 23. AD STAGE1STAGE8 STAGE0 AD7142STAGE0 24CDCCIN STAGE0 SEQUENCE_STAGE_NUM CDC 1 SEQUENCE_STAGE_NUM CIN6 5 STAGE_CAL_EN C IN C BULK 22. PC STAGE_OFFSET 7 POS_AFE_OFFSETNEG_AFE_OFFSET DAC20pF 0.16pF NEG_AFE_OFFSETPOS_AFE_OFFSET CDC
16 24. CDC AD AD7142 SRC CIN0 CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 CIN7 CIN8 CIN9 CIN10 CIN1 1 CIN12 CIN STAGE11 STAGE10 STAGE9 STAGE8 STAGE7 STAGE6 STAGE5 STAGE4 STAGE3 STAGE2 STAGE1 STAGE0 STAGEX + CDC STAGEX + CDC STAGEX + CDC STAGEX + CDC STAGEX + CDC STAGEX + CDC STAGEX + CDC STAGEX + CDC Σ B2 B3 8 8 SRC B1 B2 B3 STAGEX + CDC STAGEX + CDC CDC CDCCDC SEQUENCE_STAGE_NUMDECIMATION 10. CDC ms SEQUENCE_STAGE_NUM SEQUENCE_STAGE_NUM ms CDC 12CDC 10 SEQUENCE_STAGE_NUMDECIMATION 26CDC CDC t CONV_FP t CONV_FP CDC
17 CDC CDC 10 0x000[3:2]LP_CONV_DELAY AD7142 LP_CONV_DELAY3 3AD ms 11. LP_CONV_DELAY LP_CONV_DELAY ms ms ms ms 27. t CONV_FP t CONV_LP CDC CDC CDC 3 3AD x00B16CDC CDC CDC CDC t CONV_FP LP_CONV_DELAY
18 AD7142 AD FP_ PROXIMITY_CNTLP_PROXIMITY_ CNT 2829 FP_PROXIMITY_CNT161 LP_PROXIMITY_CNT41 AD7142 AD7142 AD7142 AD7142 CDC PROXIMITY_RECAL_LVL AD7142 FP_PROXIMITY_RECAL LP_PROXIMITY_RECAL FP_PROXIMITY_RECAL1 LP_PROXIMITY_RECAL FP_PROXIMITY_RECAL LP_PROXIMITY_RECAL CDC PROXIMITY_RECAL_LVL PROXIMITY_ DETECTION_RATE PROXIMITY_DETECTION_RATE4 WORD1WORD34LSB Proximity 12 2PROXIMITY_ RECAL_LVL0x003 PROXIMITY_RECAL_LVL75 75LSB Proximity FP_PROXIMITY_CNT 4 0x002 [7:4] LP_PROXIMITY_CNT 4 0x002 [11:8] FP_PROXIMITY_RECAL 8 0x004 [9:0] LP_PROXIMITY_RECAL 6 0x004 [15:10] PROXIMITY_RECAL_LVL 8 0x003 [13:8] PROXIMITY_DETECTION_RATE 6 0x003 [7:0]
19 t CONV_FP t CALDIS FP_PROXIMITY_CNT t CALDIS t CONV_LP 1. t CONV_LP = t CONV_FP + LP_CONV_DELAY t CALDIS = (t CONV_LP LP_PROXIMITY_CNT 4) 29. LP_PROXIMITY_CNT CDC PROXIMITY_RECAL_LVL t RECAL t CONV_FP t CALDIS t CONV_FP 2. t CALDIS = t CONV_FP FP_PROXIMITY_CNT t RECAL_TIMEOUT = t CONV_FP FP_PROXIMITY_RECAL 4. t RECAL = 2 t CONV_FP t RECAL_TIMEOUT FP_PROXIMITY_CNT1FP_PROXIMITY_RECAL40
20 CDC PROXIMITY_RECAL_LVL t RECAL t CONV_LP t CALDIS t RECAL_TIMEOUT 1. t CONV_LP = t CONV_FP + LP_CONV_DELAY 2. t CALDIS = t CONV_LP LP_PROXIMITY_CNT 4 3. t RECAL_TIMEOUT = t CONV_FP LP_PROXIMITY_RECAL 4. t RECAL = 2 t CONV_LP LP_PROXIMITY_CNT4LP_PROXIMITY_RECAL40 FF_SKIP_CNT FIFOFIFO 1FIFO FF_SKIP_CNT0x02[3:0]FF_SKIP_CNT FIFOCDC FF_SKIP_CNT13FF_SKIP_CNT FIFOAD FF_SKIP_CNT FF_SKIP_CNT FIFO FF_SKIP_CNT SEQUENCE_STAGE_NUM1ms 3.072SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms 6.144SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms 9.216SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms 15.36SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms 30.72SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms 46.08SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms SEQUENCE_STAGE_NUM1ms
21 CDC 16 FP_PROXIMITY_CNT 0x002 LP_PROXIMITY_CNT 0X002 PROXIMITY SLOW_FILTER_EN WORD0 WORD3 SLOW_FILTER_UPDATE_LVL 0x003 STAGE_FF_WORD0 STAGE_FF_WORD1 STAGE_FF_WORD2 STAGE_FF_WORD3 STAGE_FF_WORD4 STAGE_FF_WORD5 STAGE_FF_WORD6 STAGE_FF_WORD7 7 WORD(N) N = 0 8 SW1 STAGE_SF_WORD0 STAGE_SF_WORD1 STAGE_SF_WORD2 STAGE_SF_WORD3 STAGE_SF_WORD4 STAGE_SF_WORD5 STAGE_SF_WORD6 STAGE_SF_WORD7 WORD0 WORD3 PROXIMITY_DETECTION_RATE 0x003 STAGE_FF_AVG STAGE_SF_AMBIENT PROXIMITY 1 AVERAGE AMBIENT PROXIMITY_RECAL_LVL 0x003 PROXIMITY 2 PROXIMITY FP_PROXIMITY_RECAL 0x004 STAGE_FF_WORDX STAGE_SF_WORDX LP_PROXIMITY_RECAL 0X PROXIMITY STAGE_SF_WORD 0-STAGE_SF_WORD 1 SLOW_FILTER_UPDATE_LVL SLOW FILTER ENSW1 2. STAGE_FF_WORD 0-STAGE_FF_WORD 3 PROXIMITY_DETECTION_RATEPROXIMITY 1 3. AVERAGE AMBIENT PROXIMITY_RECAL_LVLPROXIMITY SLOW FILTER EN PROXIMITY 32. AD
22 AD7142 AD7142 CDC12 STAGE_HIGH_THRESHOLDSTAGE_ LOW_THRESHOLD CDC AD7142 AD7142 RAM 33CDC CDC1 STAGE_OFFSET_HIGHSTAGE_OFFSET_LOW AD7142INT AD AD CDC STAGE_OFFSET_HIGH STAGE_OFFSET_LOW12 STAGE_HIGH_THRESHOLD STAGE_LOW_THRESHOLDSTAGE_OFFSET_HIGH STAGE_OFFSET_LOW AD AD7142 CDC t STAGE_HIGH_THRESHOLD STAGE_LOW_THRESHOLD t STAGE_LOW_THRESHOLD STAGE_HIGH_THRESHOLD
23 35. FIFO 32AD7142FIFO FIFO3 FIFO AVG_FP_SKIPAVG_LP_SKIP 0x001[13:12] FIFOAVG_FP_SKIP [15:14]FIFO AVG_LP_SKIPFIFO CDC FIFO AVG_FP_SKIP3 SEQUENCE_STAGE_NUM1FF_SKIP_CNT FIFO AVG_LP_SKIP13 SEQUENCE_STAGE_NUM1FF_SKIP_CNT FF_SKIP_CNT1LP_CONV_DELAY FIFO FIFO3340ms 1 FIFO AVG_FP_SKIPAVG_LP_SKIP AVG_FP_SKIPAVG_LP_SKIP AD AVG_FP_SKIP003 AVG_LP_SKIP000 SLOW_FILTER_UPDATE_LVL SLOW_FILTER_UPDATE_LVLCDC FIFO CDCFIFO SLOW_FILTER_UPDATE_LVL 0x003 1 t STAGE_HIGH_THRESHOLD STAGE_LOW_THRESHOLD AD SENSITIVITY THRESHOLD NEG LOW OFFSET STAGE LOW OFFSET STAGE LOW OFFSET STAGE AMBIENT SF STAGE THRESHOLD LOW STAGE SENSITIVITY THRESHOLD POS HIGH OFFSET STAGE HIGH OFFSET STAGE HIGH OFFSET STAGE AMBIENT SF STAGE THRESHOLD HIGH STAGE
24 AD7142 AD7142 CDC 36 STAGE_OFFSET_HIGHSTAGE_OFFSET_LOW STAGE_ OFFSET_HIGHSTAGE_OFFSET_LOW STAGE_HIGH_THRESHOLDSTAGE_ LOW_THRESHOLD AD A POS_THRESHOLD_SENSITIVITYNEG_THRESHOLD_ SENSITIVITY BPOS_THRESHOLD_ SENSITIVITY NEG_THRESHOLD_SENSITIVITY POS_THRESHOLD_SENSITIVITY1000NEG_THRESHOLD_SENSITIVITY0011 STAGE_OFFSET_HIGH 25% 95.32% 25% 95.32% 25% 95.32% 25% 95.32% STAGE_OFFSET_LOW A B
25 STAGE_MAX_WORD0 STAGE_MAX_WORD1 STAGE_MAX_WORD2 Σ 16 STAGE_MAX_WORD3 STAGE_MAX_AVG STAGE_MAX_TEMP STAGE_HIGH_THRESHOLD STAGE_MIN_WORD0 STAGE_MIN_WORD1 STAGE_MIN_WORD2 STAGE_MIN_WORD3 STAGE_MIN_AVG STAGE_MIN_TEMP STAGE_LOW_THRESHOLD NEG_THRESHOLD_SENSITIVITY Bank 2 2 NEG_PEAK_DETECT Bank 2 NEG_PEAK_DETECTCDCCDC CDC NEG_PEAK_DETECT POS_THRESHOLD_SENSITIVITY Bank 2 1 POS_PEAK_DETECT Bank 2 POS_PEAK_DETECTCDCCDC CDC POS_PEAK_DETECT STAGE_OFFSET_LOW Bank 2 2 AD7142 STAGE_OFFSET_LOW_CLAMP80 STAGE_OFFSET_HIGH Bank 2 1 AD7142 STAGE_OFFSET_HIGH_CLAMP80 STAGE_OFFSET_HIGH_CLAMP Bank 2 STAGE_OFFSET_LOW_CLAMP Bank 2 CDC CDC STAGE_SF_AMBIENT Bank 3 12 FIFO STAGE_HIGH_THRESHOLD Bank 3 1 STAGE_LOW_THRESHOLD Bank 3 2
26 AD7142 INT 25 AD7142CDC GPIO 3 INT INT CDC AD7142 STAGE_COMPLETE_EN 0x AD STAGE4 INT 5 5 0x00ASTAGE_ COMPLETE_STATUS_INT 0x00A 1 AD x0050x006 0x0080x STAGE01 0x0080x
27 STAGE0 STAGE1 STAGE2 STAGE3 STAGE4 STAGE5 STAGE6 STAGE7 STAGE8 STAGE9 STAGE10 STAGE11 INT STAGE0 STAGE1 STAGE2 STAGE3 STAGE4 STAGE5 STAGE6 STAGE7 STAGE8 STAGE9 STAGE10 STAGE11 INT
28 GPIO INT GPIOINT GPIO GPIO GPIO_SETUP01 GPIOGPIO 0x007GPIO_INT_EN1GPIO 0GPIO GPIOGPIO GPIOINT GPIOINT GPIO_SETUP01GPIO_INPUT_CONFIG00 GPIOGPIO 14 GPIO_INPUT_CONFIGINT 4144CDC 42. GPIOINT GPIO_SETUP01GPIO_INPUT_CONFIG
29 GPIOINT GPIO_SETUP01GPIO_INPUT_CONFIG GPIOINT GPIO_SETUP01GPIO_INPUT_CONFIG GPIO GPIO_INPUT_CONFIG GPIO GPIO_STATUS INT INT GPIO GPIO GPIO GPIO
30 AD kHz PC SRCSRC 2AD7142SRC SRC 0x000[13:12] 12 1SRC 131SRC C SHIELD AD7142 C SHIELD C SHIELD AV DD /2 C SHIELD AD7142CIN C SHIELD C SHIELD 10nF C SHIELD C SHIELD GPIO AD GPIO GPIO GPIO_SETUP[13:12] 15. GPIO_SETUP GPIO_SETUP GPIO 00 GPIO GPIO15GPIO_SETUP GPIOGPIO AD7142 GPIO_INPUT_CONFIG16 GPIO 16. GPIO_INPUT_CONFIG GPIO_INPUT_CONFIG GPIO GPIOAD GPIO GPIOLED AD7142GPIO GPIOLED GPIOLED GPIOLED GPIOLED KTC3875 V CC AD7142 GPIO GPIOLED
31 AD7142SPI AD7142-1I 2 C SPI AD71424 SPISPI SDI SDO SCLK CS CS SPI SCLKAD7142 SCLK SPI SPI CS AD7142 SPI MSB : R/W LSB [15:11] [9:0] 16AD SDI16 AD7142 AD7142 CS AD7142 SDIAD7142 AD7142SDI R/W SDI D15 D14 D13 D2 D1 D0 t 2 t 4 t 5 SCLK t 1 t 3 t 8 CS 46. SPI
32 R/W SDI D15 D14 D1 D0 D15 D14 D1 D0 D15 SCLK CS 47. SPI R/W SDI X X X X X X t 2 t 4 t 5 SCLK t 1 t 3 t 8 CS t 6 t 7 SDO XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX D15 D14 D13 D2 D1 D0 XXX 48. SPI AD AD7142 SDO 48 SCLK SCLK AD7142SDO CS AD7142 AD7142
33 R/W SDI X X X X X X X X X SCLK CS SDO XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX D15 D14 D1 D0 D15 D14 D1 D0 D SPI I 2 C AD I 2 C I 2 C 2SCLKSDASDA I/O I 2 C AD AD XX2ADD0 ADD1 AD7142-1AD AD7142-1I 2 C ADD1 ADD0 I 2 C I 2 C8 SCLKSDA 7MSB 1R/W 8 9 R/W0 R/W SCLK SDAAD7142 0x00
34 SDA DEV A6 DEV A5 DEV A4 DEV A3 DEV A2 DEV A1 DEV A0 R/W ACK A15 A14 A9 A8 ACK A7 A6 A1 A0 SCLK t 1 t t 2 t 8 ACK D15 D14 D9 D8 ACK D7 D6 D1 D0 ACK DEV A6 DEV A5 DEV A4 t 4 t 5 t 6 t I 2 C I 2 C 5052I 2 CAD R/W LSB MSB LSB X X X X X X MSB LSB MSB4 8LSB AD AD AD AD SDO I 2 C AD AD R/W1 AD AD AD7142-1
35 SDA DEV A6 DEV A5 DEV A4 DEV A3 DEV A2 DEV A1 DEV A0 R/W ACK A15 A14 A9 A8 ACK A7 A6 A1 A0 ACK SCLK t 1 t t 2 27 P SR t 8 DEV A6 DEV A5 DEV A1 DEV A0 t 4 R/W ACK D7 D6 t 5 D1 D0 ACK t 6 t 7 DEV A6 DEV A5 DEV A P S P DEV A6 DEV A5 DEV A1 DEV A0 R/W ACK D7 D6 D1 D0 ACK t 4 t I 2 C S W ACK S W ACK ACK ACK S W ACK ACK ACK ACK SR ACK R ACK ACK ACK ACK ACK ACK P P S ACK R ACK ACK ACK ACK P P 52. I 2 C V DRIVE I 2 CSPI SDOSDISCLKSDACS V CC V DRIVE AD7142 AD7142V DRIVE 1.65V DV CC
36 PC 18 Min Typ Max D mm 1 D 2 D 3 D 4 0 mm 2 D mm mmEMI EMI55 D D D 2 D 4 D CP mm0.05mm 0.25mm D mm mm 1 GND
37 AD7142AD7142µP 1. AD x0800x0DF x0000x x0010x0000 0x0000x00B2 0x0010x0000 0x0020x3230 0x0030x14C8 0x0040x0832 0x0050x0000 0x0060x0000 0x0070x0001AD714236ms x001 0x0FFF 5. 0x0080x0090x00A 6. INT
38 AV CC DV CC V DRIVE 2.2kΩ CIN CIN3 2 CIN4 3 CIN5 4 CIN6 5 CIN7 6 CIN8 7 CIN9 CIN CIN0 29 V REF 28 V REF + AD TEST GPIO 26 INT 25 CS SCLK SDI SDO V DRIVE DGND2 DGND INT SS SCK MOSI MISO V HOST 1.8V 8 CIN10 CIN CIN12 CIN nF C SHIEL D 12 A V C C 13 AGND SRC DV CC 16 SRC µF AV CC DV CC V 57. SPI V DRIVE V DRIVE AV CC DV CC 2.2kΩ 2.2kΩ V DRIVE 2.2kΩ CIN CIN3 CIN1 31 CIN V REF 28 V REF + 27 TEST GPIO 26 INT 25 ADD1 24 INT 2 CIN4 3 CIN5 4 CIN6 5 CIN7 6 CIN8 7 CIN9 8 CIN10 9 CIN11 10 CIN12 11 CIN13 AD C SHIEL D 12 A V C C 13 AGND 14 SCLK ADD0 SDA V DRIVE DGND2 DGND1 DV CC SRC SRC µF SCK SDO AV CC DV CC V 110µF 10nF I 2 C
39 AD CDC CDC16 ID 3 AD CIN CDC 2 ADDR 0x000 ADDR 0x001 ADDR 0x005 ADDR 0x008 ADDR 0x00B ADDR 0x017 ADDR 0x018 ADDR 0x042 ADDR 0x043 ADDR 0x7F0 ADDR 0x080 ADDR 0x088 ADDR 0x090 ADDR 0x098 ADDR 0x0A0 ADDR 0x0A8 ADDR 0x0B0 ADDR 0x0B8 ADDR 0x0C0 ADDR 0x0C8 ADDR 0x0D0 ADDR 0x0D8 ADDR 0x0E0 ADDR 0x088 ADDR 0x090 ADDR 0x098 ADDR 0x0A0 ADDR 0x0A8 ADDR 0x0B0 ADDR 0x0B8 ADDR 0x0C0 ADDR 0x0C8 ADDR 0x0D0 ADDR 0x28F
40 PWR_CONTROL 0x000 [1:0] 0 R/W POWER_MODE 0036ms CDC 01CDC 10 11CDC [3:2] 0 LP_CONV_DELAY 00200ms 01400ms 10600ms 11800ms [7:4] 0 SEQUENCE_STAGE_NUM N [9:8] 0 DECIMATION ADC [10] 0 SW_RESET 1 [11] 0 INT_POL 0 1 [12] 0 EXCITATION_SOURCE [13] 0 SRC [15:14] 0 CDC_BIAS CDC
41 20. STAGE_CAL_EN 0x001 [0] 0 R/W STAGE0_CAL_EN STAGE0 0 1 [1] 0 STAGE1_CAL_EN STAGE1 0 1 [2] 0 STAGE2_CAL_EN STAGE2 0 1 [3] 0 STAGE3_CAL_EN STAGE3 0 1 [4] 0 STAGE4_CAL_EN STAGE4 0 1 [5] 0 STAGE5_CAL_EN STAGE5 0 1 [6] 0 STAGE6_CAL_EN STAGE6 0 1 [7] 0 STAGE7_CAL_EN STAGE7 0 1 [8] 0 STAGE8_CAL_EN STAGE8 0 1 [9] 0 STAGE9_CAL_EN STAGE9 0 1 [10] 0 STAGE10_CAL_EN STAGE [11] 0 STAGE11_CAL_EN STAGE [13:12] 0 AVG_FP_SKIP [15:14] 0 AVG_LP_SKIP
42 21. AMB_COMP_CTRL0 0x002 [3:0] 0 R/W FF_SKIP_CNT N FIFO1 0010FIFO2 1011FIFO 12 [7:4] F FP_PROXIMITY_CNT FP_PROXIMITY_CNT16 1 [11:8] F LP_PROXIMITY_CNT LP_PROXIMITY_CNT4 1 [13:12] 0 PWR_DOWN_TIMEOUT FP_PROXIMITY_CNT FP_PROXIMITY_CNT FP_PROXIMITY_CNT FP_PROXIMITY_CNT [14] 0 FORCED_CAL 0 1 [15] 0 CONV_RESET 0 1STAGE0 22. AMB_COMP_CTRL1 0x003 [7:0] 64 R/W PROXIMITY_RECAL_LVL [13:8] 1 PROXIMITY_DETECTION_RATE [15:14] 0 SLOW_FILTER_UPDATE_LVL 23. AMB_COMP_CTRL2 0x004 [9:0] 3FF R/W FP_PROXIMITY_RECAL [15:10] 3F LP_PROXIMITY_RECAL
43 24. STAGE_LOW_INT_EN 0x005 [0] 0 R/W STAGE0_LOW_INT_EN STAGE0 0 1STAGE0 INT [1] 0 STAGE1_LOW_INT_EN STAGE1 0 1STAGE1 INT [2] 0 STAGE2_LOW_INT_EN STAGE2 0 1STAGE2 INT [3] 0 STAGE3_LOW_INT_EN STAGE3 0 1STAGE3 INT [4] 0 STAGE4_LOW_INT_EN STAGE4 0 1STAGE4 INT [5] 0 STAGE5_LOW_INT_EN STAGE5 0 1STAGE5 INT [6] 0 STAGE6_LOW_INT_EN STAGE6 0 1STAGE6 INT [7] 0 STAGE7_LOW_INT_EN STAGE7 0 1STAGE7 INT [8] 0 STAGE8_LOW_INT_EN STAGE8 0 1STAGE8 INT [9] 0 STAGE9_LOW_INT_EN STAGE9 0 1STAGE9 INT [10] 0 STAGE10_LOW_INT_EN STAGE10 0 1STAGE10 INT [11] 0 STAGE11_LOW_INT_EN STAGE11 0 1STAGE11 INT [13:12] 0 GPIO_SETUP GPIO 00GPIO 01GPIO 10GPIO 11GPIO [15:14] 0 GPIO_INPUT_CONFIG GPIO
44 25. STAGE_HIGH_INT_EN 0x006 [0] 0 R/W STAGE0_HIGH_INT_EN STAGE0 0 1STAGE0 INT [1] 0 STAGE1_HIGH_INT_EN STAGE1 0 1STAGE1 INT [2] 0 STAGE2_HIGH_INT_EN STAGE2 0 1STAGE2 INT [3] 0 STAGE3_HIGH_INT_EN STAGE3 0 1STAGE3 INT [4] 0 STAGE4_HIGH_INT_EN STAGE4 0 1STAGE4 INT [5] 0 STAGE5_HIGH_INT_EN STAGE5 0 1STAGE5 INT [6] 0 STAGE6_HIGH_INT_EN STAGE6 0 1STAGE6 INT [7] 0 STAGE7_HIGH_INT_EN STAGE7 0 1STAGE7 INT [8] 0 STAGE8_HIGH_INT_EN STAGE8 0 1STAGE8 INT [9] 0 STAGE9_HIGH_INT_EN STAGE9 sensor l 0 1STAGE9 INT [10] 0 STAGE10_HIGH_INT_EN STAGE10 0 1STAGE10 INT [11] 0 STAGE11_HIGH_INT_EN STAGE11 0 1STAGE11 INT [15:12] 0
45 26. STAGE_COMPLETE_INT_EN 0x007 [0] 0 R/W STAGE0_COMPLETE_EN STAGE0 0 1STAGE0INT [1] 0 STAGE1_COMPLETE_EN STAGE1 0 1STAGE1INT [2] 0 STAGE2_COMPLETE_EN STAGE2 0 1STAGE2INT [3] 0 STAGE3_COMPLETE_EN STAGE3 0 1STAGE3INT [4] 0 STAGE4_COMPLETE_EN STAGE4 0 1STAGE4INT [5] 0 STAGE5_COMPLETE_EN STAGE5 0 1STAGE5INT [6] 0 STAGE6_COMPLETE_EN STAGE6 0 1STAGE6INT [7] 0 STAGE7_COMPLETE_EN STAGE7 0 1STAGE7INT [8] 0 STAGE8_COMPLETE_EN STAGE8 0 1STAGE8INT [9] 0 STAGE9_COMPLETE_EN STAGE9 0 1STAGE9INT [10] 0 STAGE10_COMPLETE_EN STAGE10 0 1STAGE10INT [11] 0 STAGE11_COMPLETE_EN STAGE11 0 1STAGE11INT [12] 0 GPIO_INT_EN GPIO 0 1 [15:13] 0
46 27. STAGE_LOW_LIMIT_INT 1 0x008 [0] 0 R STAGE0_LOW_LIMIT_INT STAGE0CDC 1STAGE0_LOW_THRESHOLD [1] 0 STAGE1_LOW_LIMIT_INT STAGE1CDC 1STAGE1_LOW_THRESHOLD [2] 0 STAGE2_LOW_LIMIT_INT STAGE2CDC 1STAGE2_LOW_THRESHOLD [3] 0 STAGE3_LOW_LIMIT_INT STAGE3CDC 1STAGE3_LOW_THRESHOLD [4] 0 STAGE4_LOW_LIMIT_INT STAGE4CDC 1STAGE4_LOW_THRESHOLD [5] 0 STAGE5_LOW_LIMIT_INT STAGE5CDC 1STAGE5_LOW_THRESHOLD [6] 0 STAGE6_LOW_LIMIT_INT STAGE6CDC 1STAGE6_LOW_THRESHOLD [7] 0 STAGE7_LOW_LIMIT_INT STAGE7CDC 1STAGE7_LOW_THRESHOLD [8] 0 STAGE8_LOW_LIMIT_INT STAGE8CDC 1STAGE8_LOW_THRESHOLD [9] 0 STAGE9_LOW_LIMIT_INT STAGE9CDC 1STAGE9_LOW_THRESHOLD [10] 0 STAGE10_LOW_LIMIT_INT STAGE10CDC 1STAGE10_LOW_THRESHOLD [11] 0 STAGE11_LOW_LIMIT_INT STAGE11CDC 1STAGE11_LOW_THRESHOLD [15:12] 0 1 0
47 28. STAGE_HIGH_LIMIT_INT 1 0x009 [0] 0 R STAGE0_HIGH_LIMIT_INT STAGE0CDCresult 1STAGE0_HIGH_THRESHOLD [1] 0 STAGE1_HIGH_LIMIT_INT STAGE1CDCresult 1STAGE1_HIGH_THRESHOLD [2] 0 STAGE2_HIGH_LIMIT_INT Stage2CDCresult 1STAGE2_HIGH_THRESHOLD [3] 0 STAGE3_HIGH_LIMIT_INT STAGE3CDCresult 1STAGE3_HIGH_THRESHOLD [4] 0 STAGE4_HIGH_LIMIT_INT STAGE4CDCresult 1STAGE4_HIGH_THRESHOLD [5] 0 STAGE5_HIGH_LIMIT_INT STAGE5CDCresult 1STAGE5_HIGH_THRESHOLD [6] 0 STAGE6_HIGH_LIMIT_INT STAGE6CDCresult 1STAGE6_HIGH_THRESHOLD [7] 0 STAGE7_HIGH_LIMIT_INT STAGE7CDCresult 1STAGE7_HIGH_THRESHOLD [8] 0 STAGE8_HIGH_LIMIT_INT STAGE8CDCresult 1STAGE8_HIGH_THRESHOLD [9] 0 STAGE9_HIGH_LIMIT_INT STAGE9CDCresult 1STAGE9_HIGH_THRESHOLD [10] 0 STAGE10_HIGH_LIMIT_INT STAGE10CDCresult 1STAGE10_HIGH_THRESHOLD [11] 0 TAGE11_HIGH_LIMIT_INT STAGE11CDCresult 1STAGE11_HIGH_THRESHOLD [15:12] 0 1 0
48 29. STAGE_COMPLETE_LIMIT_INT 1 0x00A [0] 0 R STAGE0_COMPLETE_STATUS_INT STAGE0 1STAGE0 [1] 0 STAGE1_COMPLETE_STATUS_INT STAGE1 1STAGE1 [2] 0 STAGE2_COMPLETE_STATUS_INT STAGE2 1STAGE2 [3] 0 STAGE3_COMPLETE_STATUS_INT STAGE3 1STAGE3 [4] 0 STAGE4_COMPLETE_STATUS_INT STAGE4 1STAGE4 [5] 0 STAGE5_COMPLETE_STATUS_INT STAGE5 1STAGE5 [6] 0 STAGE6_COMPLETE_STATUS_INT STAGE6 1STAGE6 [7] 0 STAGE7_COMPLETE_STATUS_INT STAGE7 1STAGE7 [8] 0 STAGE8_COMPLETE_STATUS_INT STAGE8 1STAGE8 [9] 0 STAGE9_COMPLETE_STATUS_INT STAGE9 1STAGE9 [10] 0 STAGE10_COMPLETE_STATUS_INT STAGE10 1STAGE10 [11] 0 STAGE11_COMPLETE_STATUS_INT STAGE11 1STAGE11 [12] 0 GPIO_STATUS GPIO 1GPIO [15:13] CDC 16 0x00B [15:0] 0 R ADC_RESULT_S0 STAGE0CDC 16 0x00C [15:0] 0 R ADC_RESULT_S1 STAGE1CDC 16 0x00D [15:0] 0 R ADC_RESULT_S2 STAGE2CDC 16 0x00E [15:0] 0 R ADC_RESULT_S3 STAGE3CDC 16 0x00F [15:0] 0 R ADC_RESULT_S4 STAGE4CDC 16 0x010 [15:0] 0 R ADC_RESULT_S5 STAGE5CDC 16 0x011 [15:0] 0 R ADC_RESULT_S6 STAGE6CDC 16 0x012 [15:0] 0 R ADC_RESULT_S7 STAGE7CDC 16 0x013 [15:0] 0 R ADC_RESULT_S8 STAGE8CDC 16 0x014 [15:0] 0 R ADC_RESULT_S9 STAGE9CDC 16 0x015 [15:0] 0 R ADC_RESULT_S10 STAGE10CDC 16 0x016 [15:0] 0 R ADC_RESULT_S11 STAGE11CDC 16
49 31. ID 0x017 [3:0] 2 R REVISION_CODE AD7142 [15:4] E62 DEVID AD7142ID x042 [0] 0 R STAGE0_PROXIMITY_STATUS STAGE0 [1] 0 R STAGE1_PROXIMITY_STATUS STAGE1 1STAGE1 [2] 0 R STAGE2_PROXIMITY_STATUS STAGE2 1STAGE2 [3] 0 R STAGE3_PROXIMITY_STATUS STAGE3 1STAGE3 [4] 0 R STAGE4_PROXIMITY_STATUS STAGE4 1STAGE4 [5] 0 R STAGE5_PROXIMITY_STATUS STAGE5 1STAGE5 [6] 0 R STAGE6_PROXIMITY_STATUS STAGE6 1STAGE6 [7] 0 R STAGE7_PROXIMITY_STATUS STAGE7 1STAGE7 [8] 0 R STAGE8_PROXIMITY_STATUS STAGE8 1STAGE8 [9] 0 R STAGE9_PROXIMITY_STATUS STAGE9 1STAGE9 [10] 0 R STAGE10_PROXIMITY_STATUS STAGE10 1STAGE10 [11] 0 R STAGE11_PROXIMITY_STATUS STAGE11 1STAGE11 [15:0] 0
50 STAGE0 0x080 [15:0] X R/W STAGE0_CONNECTION[6:0] STAGE0 CIN(6:0)45 0x081 [15:0] X R/W STAGE0_CONNECTION[13:7] STAGE0 CIN(13:7)46 0x082 [15:0] X R/W STAGE0_AFE_OFFSET STAGE0 AFE47 0x083 [15:0] X R/W STAGE0_SENSITIVITY STAGE048 0x084 [15:0] X R/W STAGE0_OFFSET_LOW STAGE0 0x085 [15:0] X R/W STAGE0_OFFSET_HIGH STAGE0 0x086 [15:0] X R/W STAGE0_OFFSET_HIGH_CLAMP STAGE0 0x087 [15:0] X R/W STAGE0_OFFSET_LOW_CLAMP STAGE0 34. STAGE1 0x088 [15:0] X R/W STAGE1_CONNECTION[6:0] STAGE1 CIN(6:0)45 0x089 [15:0] X R/W STAGE1_CONNECTION[13:7] STAGE1 CIN(13:7)46 0x08A [15:0] X R/W STAGE1_AFE_OFFSET STAGE1 AFE47 0x08B [15:0] X R/W STAGE1_SENSITIVITY STAGE148 0x08C [15:0] X R/W STAGE1_OFFSET_LOW STAGE1 0x08D [15:0] X R/W STAGE1_OFFSET_HIGH STAGE1 0x08E [15:0] X R/W STAGE1_OFFSET_HIGH_CLAMP STAGE1 0x08F [15:0] X R/W STAGE1_OFFSET_LOW_CLAMP STAGE1 35. STAGE2 0x090 [15:0] X R/W STAGE2_CONNECTION[6:0] STAGE2 CIN(6:0)45 0x091 [15:0] X R/W STAGE2_CONNECTION[13:7] STAGE2 CIN(13:7)46 0x092 [15:0] X R/W STAGE2_AFE_OFFSET STAGE2 AFE47 0x093 [15:0] X R/W STAGE2_SENSITIVITY STAGE248 0x094 [15:0] X R/W STAGE2_OFFSET_LOW STAGE2 0x095 [15:0] X R/W STAGE2_OFFSET_HIGH STAGE2 0x096 [15:0] X R/W STAGE2_OFFSET_HIGH_CLAMP STAGE2 0x097 [15:0] X R/W STAGE2_OFFSET_LOW_CLAMP STAGE2
51 36. STAGE3 0x098 [15:0] X R/W STAGE3_CONNECTION[6:0] STAGE3 CIN(6:0)45 0x099 [15:0] X R/W STAGE3_CONNECTION[13:7] STAGE3 CIN(13:7)46 0x09A [15:0] X R/W STAGE3_AFE_OFFSET STAGE3 AFE47 0x09B [15:0] X R/W STAGE3_SENSITIVITY STAGE348 0x09C [15:0] X R/W STAGE3_OFFSET_LOW STAGE3 0x09D [15:0] X R/W STAGE3_OFFSET_HIGH STAGE3 0x09E [15:0] X R/W STAGE3_OFFSET_HIGH_CLAMP STAGE3 0x09F [15:0] X R/W STAGE3_OFFSET_LOW_CLAMP STAGE3 37. STAGE4 0x0A0 [15:0] X R/W STAGE4_CONNECTION[6:0] STAGE4 CIN(6:0)45 0x0A1 [15:0] X R/W STAGE4_CONNECTION[13:7] STAGE4 CIN(13:7)46 0x0A2 [15:0] X R/W STAGE4_AFE_OFFSET STAGE4 AFE47 0x0A3 [15:0] X R/W STAGE4_SENSITIVITY STAGE448 0x0A4 [15:0] X R/W STAGE4_OFFSET_LOW STAGE4 0x0A5 [15:0] X R/W STAGE4_OFFSET_HIGH STAGE4 0x0A6 [15:0] X R/W STAGE4_OFFSET_HIGH_CLAMP STAGE4 0x0A7 [15:0] X R/W STAGE4_OFFSET_LOW_CLAMP STAGE4 38. STAGE5 0x0A8 [15:0] X R/W STAGE5_CONNECTION[6:0] STAGE5 CIN(6:0)45 0x0A9 [15:0] X R/W STAGE5_CONNECTION[13:7] STAGE5 CIN(13:7)46 0x0AA [15:0] X R/W STAGE5_AFE_OFFSET STAGE5 AFE47 0x0AB [15:0] X R/W STAGE5_SENSITIVITY STAGE548 0x0AC [15:0] X R/W STAGE5_OFFSET_LOW STAGE5 0x0AD [15:0] X R/W STAGE5_OFFSET_HIGH STAGE5 0x0AE [15:0] X R/W STAGE5_OFFSET_HIGH_CLAMP STAGE5 0x0AF [15:0] X R/W STAGE5_ OFFSET_LOW_CLAMP STAGE5
52 39. STAGE6 0x0B0 [15:0] X R/W STAGE6_CONNECTION[6:0] STAGE6 CIN(6:0)45 0x0B1 [15:0] X R/W STAGE6_CONNECTION[13:7] STAGE6 CIN(13:7)46 0x0B2 [15:0] X R/W STAGE6_AFE_OFFSET STAGE6 AFE47 0x0B3 [15:0] X R/W STAGE6_SENSITIVITY STAGE648 0x0B4 [15:0] X R/W STAGE6_OFFSET_LOW STAGE6 0x0B5 [15:0] X R/W STAGE6_OFFSET_HIGH STAGE6 0x0B6 [15:0] X R/W STAGE6_OFFSET_HIGH_CLAMP STAGE6 0x0B7 [15:0] X R/W STAGE6_OFFSET_LOW_CLAMP STAGE6 40. STAGE7 0x0B8 [15:0] X R/W STAGE7_CONNECTION[6:0] STAGE7 CIN(6:0)45 0x0B9 [15:0] X R/W STAGE7_CONNECTION[13:7] STAGE7 CIN(13:7)46 0x0BA [15:0] X R/W STAGE7_AFE_OFFSET STAGE7 AFE47 0x0BB [15:0] X R/W STAGE7_SENSITIVITY STAGE748 0x0BC [15:0] X R/W STAGE7_OFFSET_LOW STAGE7 0x0BD [15:0] X R/W STAGE7_OFFSET_HIGH STAGE7 0x0BE [15:0] X R/W STAGE7_OFFSET_HIGH_CLAMP STAGE7 0x0BF [15:0] X R/W STAGE7_OFFSET_LOW_CLAMP STAGE7 41. STAGE8 0x0C0 [15:0] X R/W STAGE8_CONNECTION[6:0] STAGE8 CIN(6:0)45 0x0C1 [15:0] X R/W STAGE8_CONNECTION[13:7] STAGE8 CIN(13:7)46 0x0C2 [15:0] X R/W STAGE8_AFE_OFFSET STAGE8 AFE47 0x0C3 [15:0] X R/W STAGE8_SENSITIVITY STAGE848 0x0C4 [15:0] X R/W STAGE8_OFFSET_LOW STAGE8 0x0C5 [15:0] X R/W STAGE8_OFFSET_HIGH STAGE8 0x0C6 [15:0] X R/W STAGE8_OFFSET_HIGH_CLAMP STAGE8 0x0C7 [15:0] X R/W STAGE8_ OFFSET_LOW_CLAMP STAGE8
53 42. STAGE9 0x0C8 [15:0] X R/W STAGE9_CONNECTION[6:0] STAGE9 CIN(6:0)45 0x0C9 [15:0] X R/W STAGE9_CONNECTION[13:7] STAGE9 CIN(13:7)46 0x0CA [15:0] X R/W STAGE9_AFE_OFFSET STAGE9 AFE47 0x0CB [15:0] X R/W STAGE9_SENSITIVITY STAGE948 0x0CC [15:0] X R/W STAGE9_OFFSET_LOW STAGE9 0x0CD [15:0] X R/W STAGE9_OFFSET_HIGH STAGE9 0x0CE [15:0] X R/W STAGE9_OFFSET_HIGH_CLAMP STAGE9 0x0CF [15:0] X R/W STAGE9_OFFSET_LOW_CLAMP STAGE9 43. STAGE10 0x0D0 [15:0] X R/W STAGE10_CONNECTION[6:0] STAGE10 CIN(6:0)45 0x0D1 [15:0] X R/W STAGE10_CONNECTION[13:7] STAGE10 CIN(13:7)46 0x0D2 [15:0] X R/W STAGE10_AFE_OFFSET STAGE10 AFE47 0x0D3 [15:0] X R/W STAGE10_SENSITIVITY STAGE1048 0x0D4 [15:0] X R/W STAGE10_OFFSET_LOW STAGE10 0x0D5 [15:0] X R/W STAGE10_OFFSET_HIGH STAGE10 0x0D6 [15:0] X R/W STAGE10_OFFSET_HIGH_CLAMP STAGE10 0x0D7 [15:0] X R/W STAGE10_OFFSET_LOW_CLAMP STAGE STAGE11 0x0D8 [15:0] X R/W STAGE11_CONNECTION[6:0] STAGE11 CIN(6:0)45 0x0D9 [15:0] X R/W STAGE11_CONNECTION[13:7] STAGE11 CIN(13:7)46 0x0DA [15:0] X R/W STAGE11_AFE_OFFSET STAGE11 AFE47 0x0DB [15:0] X R/W STAGE11_SENSITIVITY STAGE1148 0x0DC [15:0] X R/W STAGE11_OFFSET_LOW STAGE11 0x0DD [15:0] X R/W STAGE11_OFFSET_HIGH STAGE11 0x0DE [15:0] X R/W STAGE11_OFFSET_HIGH_CLAMP STAGE11 0x0DF [15:0] X R/W STAGE11_ OFFSET_LOW_CLAMP STAGE11
54 45. STAGEXCIN(0:6)X011 [1:0] X R/W CIN0_CONNECTION_SETUP CIN0 00CIN0CDC 01CIN0CDC 10CIN0CDC 11CIN0BIASCIN [3:2] X R/W CIN1_CONNECTION_SETUP CIN1 00CIN1CDC 01CIN1CDC 10CIN1CDC 11CIN1BIASCIN [5:4] X R/W CIN2_CONNECTION_SETUP CIN2 00CIN2CDC 01CIN2CDC 10CIN2CDC 11CIN2BIASCIN [7:6] X R/W CIN3_CONNECTION_SETUP CIN3 00CIN3CDC 01CIN3CDC 10CIN3CDC 11CIN3BIASCIN [9:8] X R/W CIN4_CONNECTION_SETUP CIN4 00CIN4CDC 01CIN4CDC 10CIN4CDC 11CIN4BIASCIN [11:10] X R/W CIN5_CONNECTION_SETUP CIN5 00CIN5CDC 01CIN5CDC 10CIN5CDC 11CIN5BIASCIN [13:12] X R/W CIN6_CONNECTION_SETUP CIN6 00CIN6CDC 01CIN6CDC 10CIN6CDC 11CIN6BIASCIN [15:14] X 0
55 46. STAGEXCIN(7:13)X011 [1:0] X R/W CIN7_CONNECTION_SETUP CIN7 00CIN7CDC 01CIN7CDC 10CIN7CDC 11CIN7BIASCIN [3:2] X R/W CIN8_CONNECTION_SETUP CIN8 00CIN8CDC 01CIN8CDC 10CIN8CDC 11CIN8BIASCIN [5:4] X R/W CIN9_CONNECTION_SETUP CIN9 00CIN9CDC 01CIN9CDC 10CIN9CDC 11CIN9BIASCIN [7:6] X R/W CIN10_CONNECTION_SETUP CIN10 00CIN10CDC 01CIN10CDC 10CIN10CDC 11CIN10BIASCIN [9:8] X R/W CIN11_CONNECTION_SETUP CIN11 00CIN11CDC 01CIN11CDC 10CIN11CDC 11CIN11BIASCIN [11:10] X R/W CIN12_CONNECTION_SETUP CIN12 00CIN12CDC 01CIN12CDC 10CIN12CDC 11CIN12BIASCIN [13:12] X R/W CIN13_CONNECTION_SETUP CIN13 00CIN13CDC 01CIN13CDC 10CIN13CDC 11CIN13BIASCIN [14] X NEG_AFE_OFFSET_DISABLE AFE 0 1 [15] X POS_AFE_OFFSET_DISABLE AFE 0 1
56 47. STAGEXX011 [6:0] X R/W NEG_AFE_OFFSET AFE20pF 1LSB0.16pF [7] X R/W NEG_AFE_OFFSET_SWAP AFE 0NEG_AFE_OFFSETCDC 1NEG_AFE_OFFSETCDC [14:8] X R/W POS_AFE_OFFSET AFE20pF 1LSB0.16pF [15] X R/W POS_AFE_OFFSET_SWAP AFE 0POS_AFE_OFFSETCDC 1POS_AFE_OFFSETCDC 48. STAGEXX011 [3:0] X R/W NEG_THRESHOLD_SENSITIVITY % % % % % % % % % % % % % % % % [6:4] X R/W NEG_PEAK_DETECT [7] X R/W 0 [11:8] X R/W POS_THRESHOLD_SENSITIVITY % % % % % % % % % % % % % % % % [14:12] X R/W POS_PEAK_DETECT [15] X R/W 0
57 STAGE0 0x0E0 [15:0] X R/W STAGE0_CONV_DATA STAGE0CDC 16 STAGE0_CONV_DATA 0x0E1 [15:0] X R/W STAGE0_FF_WORD0 STAGE0FIFO WORD0 0x0E2 [15:0] X R/W STAGE0_FF_WORD1 STAGE0FIFO WORD1 0x0E3 [15:0] X R/W STAGE0_FF_WORD2 STAGE0FIFO WORD2 0x0E4 [15:0] X R/W STAGE0_FF_WORD3 STAGE0FIFO WORD3 0x0E5 [15:0] X R/W STAGE0_FF_WORD4 STAGE0FIFO WORD4 0x0E6 [15:0] X R/W STAGE0_FF_WORD5 STAGE0FIFO WORD5 0x0E7 [15:0] X R/W STAGE0_FF_WORD6 STAGE0FIFO WORD6 0x0E8 [15:0] X R/W STAGE0_FF_WORD7 STAGE0FIFO WORD7 0x0E9 [15:0] X R/W STAGE0_SF_WORD0 STAGE0FIFOWORD0 0x0EA [15:0] X R/W STAGE0_SF_WORD1 STAGE0FIFOWORD1 0x0EB [15:0] X R/W STAGE0_SF_WORD2 STAGE0FIFOWORD2 0x0EC [15:0] X R/W STAGE0_SF_WORD3 STAGE0FIFOWORD3 0x0ED [15:0] X R/W STAGE0_SF_WORD4 STAGE0FIFOWORD4 0x0EE [15:0] X R/W STAGE0_SF_WORD5 STAGE0FIFOWORD5 0x0EF [15:0] X R/W STAGE0_SF_WORD6 STAGE0FIFOWORD6 0x0F0 [15:0] X R/W STAGE0_SF_WORD7 STAGE0FIFOWORD7 0x0F1 [15:0] X R/W STAGE0_SF_AMBIENT STAGE0FIFO 0x0F2 [15:0] X R/W STAGE0_FF_AVG STAGE0FIFO 0x0F3 [15:0] X R/W STAGE0_PEAK_DETECT_WORD0 STAGE0FIFO WORD00 0x0F4 [15:0] X R/W STAGE0_PEAK_DETECT_WORD1 STAGE0FIFO WORD01 0x0F5 [15:0] X R/W STAGE0_MAX_WORD0 STAGE0FIFO WORD0 0x0F6 [15:0] X R/W STAGE0_MAX_WORD1 STAGE0FIFO WORD1 0x0F7 [15:0] X R/W STAGE0_MAX_WORD2 STAGE0FIFO WORD2 0x0F8 [15:0] X R/W STAGE0_MAX_WORD3 STAGE0FIFO WORD3 0x0F9 [15:0] X R/W STAGE0_MAX_AVG STAGE0FIFO 0x0FA [15:0] X R/W STAGE0_HIGH_THRESHOLD STAGE0 0x0FB [15:0] X R/W STAGE0_MAX_TEMP STAGE0 0x0FC [15:0] X R/W STAGE0_MIN_WORD0 STAGE0FIFO WORD0 0x0FD [15:0] X R/W STAGE0_MIN_WORD1 STAGE0FIFO WORD1 0x0FE [15:0] X R/W STAGE0_MIN_WORD2 STAGE0FIFO WORD2 0x0FF [15:0] X R/W STAGE0_MIN_WORD3 STAGE0FIFO WORD3 0x100 [15:0] X R/W STAGE0_MIN_AVG STAGE0FIFO 0x101 [15:0] X R/W STAGE0_LOW_THRESHOLD STAGE0 0x102 [15:0] X R/W STAGE0_MIN_TEMP STAGE0 0x103 [15:0] X R/W 0
58 50. STAGE1 0x104 [15:0] X R/W STAGE1_CONV_DATA STAGE1CDC 16 STAGE1_CONV_DATA 0x105 [15:0] X R/W STAGE1_FF_WORD0 STAGE1FIFO WORD0 0x106 [15:0] X R/W STAGE1_FF_WORD1 STAGE1FIFO WORD1 0x107 [15:0] X R/W STAGE1_FF_WORD2 STAGE1FIFO WORD2 0x108 [15:0] X R/W STAGE1_FF_WORD3 STAGE1FIFO WORD3 0x109 [15:0] X R/W STAGE1_FF_WORD4 STAGE1FIFO WORD4 0x10A [15:0] X R/W STAGE1_FF_WORD5 STAGE1FIFO WORD5 0x10B [15:0] X R/W STAGE1_FF_WORD6 STAGE1FIFO WORD6 0x10C [15:0] X R/W STAGE1_FF_WORD7 STAGE1FIFO WORD7 0x10D [15:0] X R/W STAGE1_SF_WORD0 STAGE1FIFOWORD0 0x10E [15:0] X R/W STAGE1_SF_WORD1 STAGE1FIFOWORD1 0x10F [15:0] X R/W STAGE1_SF_WORD2 STAGE1FIFOWORD2 0x110 [15:0] X R/W STAGE1_SF_WORD3 STAGE1FIFOWORD3 0x111 [15:0] X R/W STAGE1_SF_WORD4 STAGE1FIFOWORD4 0x112 [15:0] X R/W STAGE1_SF_WORD5 STAGE1FIFOWORD5 0x113 [15:0] X R/W STAGE1_SF_WORD6 STAGE1FIFOWORD6 0x114 [15:0] X R/W STAGE1_SF_WORD7 STAGE1FIFOWORD7 0x115 [15:0] X R/W STAGE1_SF_AMBIENT STAGE1FIFO 0x116 [15:0] X R/W STAGE1_FF_AVG STAGE1FIFO 0x117 [15:0] X R/W STAGE1_CDC_WORD0 STAGE1 CDC FIFO WORD0 0x118 [15:0] X R/W STAGE1_CDC_WORD1 STAGE1 CDC FIFO WORD1 0x119 [15:0] X R/W STAGE1_MAX_WORD0 STAGE1FIFO WORD0 0x11A [15:0] X R/W STAGE1_MAX_WORD1 STAGE1FIFO WORD1 0x11B [15:0] X R/W STAGE1_MAX_WORD2 STAGE1FIFO WORD2 0x11C [15:0] X R/W STAGE1_MAX_WORD3 STAGE1FIFO WORD3 0x11D [15:0] X R/W STAGE1_MAX_AVG STAGE1FIFO 0x11E [15:0] X R/W STAGE1_HIGH_THRESHOLD STAGE1 0x11F [15:0] X R/W STAGE1_MAX_TEMP STAGE1 0x120 [15:0] X R/W STAGE1_MIN_WORD0 STAGE1FIFO WORD0 0x121 [15:0] X R/W STAGE1_MIN_WORD1 STAGE1FIFO WORD1 0x122 [15:0] X R/W STAGE1_MIN_WORD2 STAGE1FIFO WORD2 0x123 [15:0] X R/W STAGE1_MIN_WORD3 STAGE1FIFO WORD3 0x124 [15:0] X R/W STAGE1_MIN_AVG STAGE1FIFO 0x125 [15:0] X R/W STAGE1_LOW_THRESHOLD STAGE1 0x126 [15:0] X R/W STAGE1_MIN_TEMP STAGE1 0x127 [15:0] X R/W 0
59 51. STAGE2 0x128 [15:0] X R/W STAGE2_CONV_DATA STAGE2CDC 16 STAGE2_CONV_DATA 0x129 [15:0] X R/W STAGE2_FF_WORD0 STAGE2FIFO WORD0 0x12A [15:0] X R/W STAGE2_FF_WORD1 STAGE2FIFO WORD1 0x12B [15:0] X R/W STAGE2_FF_WORD2 STAGE2FIFO WORD2 0x12C [15:0] X R/W STAGE2_FF_WORD3 STAGE2FIFO WORD3 0x12D [15:0] X R/W STAGE2_FF_WORD4 STAGE2FIFO WORD4 0x12E [15:0] X R/W STAGE2_FF_WORD5 STAGE2FIFO WORD5 0x12F [15:0] X R/W STAGE2_FF_WORD6 STAGE2FIFO WORD6 0x130 [15:0] X R/W STAGE2_FF_WORD7 STAGE2FIFO WORD7 0x131 [15:0] X R/W STAGE2_SF_WORD0 STAGE2FIFOWORD0 0x132 [15:0] X R/W STAGE2_SF_WORD1 STAGE2FIFOWORD1 0x133 [15:0] X R/W STAGE2_SF_WORD2 STAGE2FIFOWORD2 0x134 [15:0] X R/W STAGE2_SF_WORD3 STAGE2FIFOWORD3 0x135 [15:0] X R/W STAGE2_SF_WORD4 STAGE2FIFOWORD4 0x136 [15:0] X R/W STAGE2_SF_WORD5 STAGE2FIFOWORD5 0x137 [15:0] X R/W STAGE2_SF_WORD6 STAGE2FIFOWORD6 0x138 [15:0] X R/W STAGE2_SF_WORD7 STAGE2FIFOWORD7 0x139 [15:0] X R/W STAGE2_SF_AMBIENT STAGE2FIFO 0x13A [15:0] X R/W STAGE2_FF_AVG STAGE2FIFO 0x13B [15:0] X R/W STAGE2_CDC_WORD0 STAGE2 CDC FIFO WORD0 0x13C [15:0] X R/W STAGE2_CDC_WORD1 STAGE2 CDC FIFO WORD1 0x13D [15:0] X R/W STAGE2_MAX_WORD0 STAGE2FIFO WORD0 0x13E [15:0] X R/W STAGE2_MAX_WORD1 STAGE2FIFO WORD1 0x13F [15:0] X R/W STAGE2_MAX_WORD2 STAGE2FIFO WORD2 0x140 [15:0] X R/W STAGE2_MAX_WORD3 STAGE2FIFO WORD3 0x141 [15:0] X R/W STAGE2_MAX_AVG STAGE2FIFO 0x142 [15:0] X R/W STAGE2_HIGH_THRESHOLD STAGE2 0x143 [15:0] X R/W STAGE2_MAX_TEMP STAGE2 0x144 [15:0] X R/W STAGE2_MIN_WORD0 STAGE2FIFO WORD0 0x145 [15:0] X R/W STAGE2_MIN_WORD1 STAGE2FIFO WORD1 0x146 [15:0] X R/W STAGE2_MIN_WORD2 STAGE2FIFO WORD2 0x147 [15:0] X R/W STAGE2_MIN_WORD3 STAGE2FIFO WORD3 0x148 [15:0] X R/W STAGE2_MIN_AVG STAGE2FIFO 0x149 [15:0] X R/W STAGE2_LOW_THRESHOLD STAGE2 0x14A [15:0] X R/W STAGE2_MIN_TEMP STAGE2 0x14B [15:0] X R/W 0
60 52. STAGE3 0x14C [15:0] X R/W STAGE3_CONV_DATA STAGE3CDC 16 STAGE3_CONV_DATA 0x14D [15:0] X R/W STAGE3_FF_WORD0 STAGE3FIFO WORD0 0x14E [15:0] X R/W STAGE3_FF_WORD1 STAGE3FIFO WORD1 0x14F [15:0] X R/W STAGE3_FF_WORD2 STAGE3FIFO WORD2 0x150 [15:0] X R/W STAGE3_FF_WORD3 STAGE3FIFO WORD3 0x151 [15:0] X R/W STAGE3_FF_WORD4 STAGE3FIFO WORD4 0x152 [15:0] X R/W STAGE3_FF_WORD5 STAGE3FIFO WORD5 0x153 [15:0] X R/W STAGE3_FF_WORD6 STAGE3FIFO WORD6 0x154 [15:0] X R/W STAGE3_FF_WORD7 STAGE3FIFO WORD7 0x155 [15:0] X R/W STAGE3_SF_WORD0 STAGE3FIFOWORD0 0x156 [15:0] X R/W STAGE3_SF_WORD1 STAGE3FIFOWORD1 0x157 [15:0] X R/W STAGE3_SF_WORD2 STAGE3FIFOWORD2 0x158 [15:0] X R/W STAGE3_SF_WORD3 STAGE3FIFOWORD3 0x159 [15:0] X R/W STAGE3_SF_WORD4 STAGE3FIFOWORD4 0x15A [15:0] X R/W STAGE3_SF_WORD5 STAGE3FIFOWORD5 0x15B [15:0] X R/W STAGE3_SF_WORD6 STAGE3FIFOWORD6 0x15C [15:0] X R/W STAGE3_SF_WORD7 STAGE3FIFOWORD7 0x15D [15:0] X R/W STAGE3_SF_AMBIENT STAGE3FIFO 0x15E [15:0] X R/W STAGE3_FF_AVG STAGE3FIFO 0x15F [15:0] X R/W STAGE3_CDC_WORD0 STAGE3 CDC FIFO WORD0 0x160 [15:0] X R/W STAGE3_CDC_WORD1 STAGE3 CDC FIFO WORD1 0x161 [15:0] X R/W STAGE3_MAX_WORD0 STAGE3FIFO WORD0 0x162 [15:0] X R/W STAGE3_MAX_WORD1 STAGE3FIFO WORD1 0x163 [15:0] X R/W STAGE3_MAX_WORD2 STAGE3FIFO WORD2 0x164 [15:0] X R/W STAGE3_MAX_WORD3 STAGE3FIFO WORD3 0x165 [15:0] X R/W STAGE3_MAX_AVG STAGE3FIFO 0x166 [15:0] X R/W STAGE3_HIGH_THRESHOLD STAGE3 0x167 [15:0] X R/W STAGE3_MAX_TEMP STAGE3 0x168 [15:0] X R/W STAGE3_MIN_WORD0 STAGE3FIFO WORD0 0x169 [15:0] X R/W STAGE3_MIN_WORD1 STAGE3FIFO WORD1 0x16A [15:0] X R/W STAGE3_MIN_WORD2 STAGE3FIFO WORD2 0x16B [15:0] X R/W STAGE3_MIN_WORD3 STAGE3FIFO WORD3 0x16C [15:0] X R/W STAGE3_MIN_AVG STAGE3FIFO 0x16D [15:0] X R/W STAGE3_LOW_THRESHOLD STAGE3 0x16E [15:0] X R/W STAGE3_MIN_TEMP STAGE3 0x16F [15:0] X R/W 0
61 53. STAGE4 0x170 [15:0] X R/W STAGE4_CONV_DATA STAGE4CDC 16 STAGE4_CONV_DATA 0x171 [15:0] X R/W STAGE4_FF_WORD0 STAGE4FIFO WORD0 0x172 [15:0] X R/W STAGE4_FF_WORD1 STAGE4FIFO WORD1 0x173 [15:0] X R/W STAGE4_FF_WORD2 STAGE4FIFO WORD2 0x174 [15:0] X R/W STAGE4_FF_WORD3 STAGE4FIFO WORD3 0x175 [15:0] X R/W STAGE4_FF_WORD4 STAGE4FIFO WORD4 0x176 [15:0] X R/W STAGE4_FF_WORD5 STAGE4FIFO WORD5 0x177 [15:0] X R/W STAGE4_FF_WORD6 STAGE4FIFO WORD6 0x178 [15:0] X R/W STAGE4_FF_WORD7 STAGE4FIFO WORD7 0x179 [15:0] X R/W STAGE4_SF_WORD0 STAGE4FIFOWORD0 0x17A [15:0] X R/W STAGE4_SF_WORD1 STAGE4FIFOWORD1 0x17B [15:0] X R/W STAGE4_SF_WORD2 STAGE4FIFOWORD2 0x17C [15:0] X R/W STAGE4_SF_WORD3 STAGE4FIFOWORD3 0x17D [15:0] X R/W STAGE4_SF_WORD4 STAGE4FIFOWORD4 0x17E [15:0] X R/W STAGE4_SF_WORD5 STAGE4FIFOWORD5 0x17F [15:0] X R/W STAGE4_SF_WORD6 STAGE4FIFOWORD6 0x180 [15:0] X R/W STAGE4_SF_WORD7 STAGE4FIFOWORD7 0x181 [15:0] X R/W STAGE4_SF_AMBIENT STAGE4FIFO 0x182 [15:0] X R/W STAGE4_FF_AVG STAGE4FIFO 0x183 [15:0] X R/W STAGE4_CDC_WORD0 STAGE4 CDC FIFO WORD0 0x184 [15:0] X R/W STAGE4_CDC_WORD1 STAGE4 CDC FIFO WORD1 0x185 [15:0] X R/W STAGE4_MAX_WORD0 STAGE4FIFO WORD0 0x186 [15:0] X R/W STAGE4_MAX_WORD1 STAGE4FIFO WORD1 0x187 [15:0] X R/W STAGE4_MAX_WORD2 STAGE4FIFO WORD2 0x188 [15:0] X R/W STAGE4_MAX_WORD3 STAGE4FIFO WORD3 0x189 [15:0] X R/W STAGE4_MAX_AVG STAGE4FIFO 0x18A [15:0] X R/W STAGE4_HIGH_THRESHOLD STAGE4 0x18B [15:0] X R/W STAGE4_MAX_TEMP STAGE4 0x18C [15:0] X R/W STAGE4_MIN_WORD0 STAGE4FIFO WORD0 0x18D [15:0] X R/W STAGE4_MIN_WORD1 STAGE4FIFO WORD1 0x18E [15:0] X R/W STAGE4_MIN_WORD2 STAGE4FIFO WORD2 0x18F [15:0] X R/W STAGE4_MIN_WORD3 STAGE4FIFO WORD3 0x190 [15:0] X R/W STAGE4_MIN_AVG STAGE4FIFO 0x191 [15:0] X R/W STAGE4_LOW_THRESHOLD STAGE4 0x192 [15:0] X R/W STAGE4_MIN_TEMP STAGE4 0x193 [15:0] X R/W 0
62 54. STAGE5 0x194 [15:0] X R/W STAGE5_CONV_DATA STAGE5CDC 16 STAGE5_CONV_DATA 0x195 [15:0] X R/W STAGE5_FF_WORD0 STAGE5FIFO WORD0 0x196 [15:0] X R/W STAGE5_FF_WORD1 STAGE5FIFO WORD1 0x197 [15:0] X R/W STAGE5_FF_WORD2 STAGE5FIFO WORD2 0x198 [15:0] X R/W STAGE5_FF_WORD3 STAGE5FIFO WORD3 0x199 [15:0] X R/W STAGE5_FF_WORD4 STAGE5FIFO WORD4 0x19A [15:0] X R/W STAGE5_FF_WORD5 STAGE5FIFO WORD5 0x19B [15:0] X R/W STAGE5_FF_WORD6 STAGE5FIFO WORD6 0x19C [15:0] X R/W STAGE5_FF_WORD7 STAGE5FIFO WORD7 0x19D [15:0] X R/W STAGE5_SF_WORD0 STAGE5FIFOWORD0 0x19E [15:0] X R/W STAGE5_SF_WORD1 STAGE5FIFOWORD1 0x19F [15:0] X R/W STAGE5_SF_WORD2 STAGE5FIFOWORD2 0x1A0 [15:0] X R/W STAGE5_SF_WORD3 STAGE5FIFOWORD3 0x1A1 [15:0] X R/W STAGE5_SF_WORD4 STAGE5FIFOWORD4 0x1A2 [15:0] X R/W STAGE5_SF_WORD5 STAGE5FIFOWORD5 0x1A3 [15:0] X R/W STAGE5_SF_WORD6 STAGE5FIFOWORD6 0x1A4 [15:0] X R/W STAGE5_SF_WORD7 STAGE5FIFOWORD7 0x1A5 [15:0] X R/W STAGE5_SF_AMBIENT STAGE5FIFO 0x1A6 [15:0] X R/W STAGE5_FF_AVG STAGE5FIFO 0x1A7 [15:0] X R/W STAGE5_CDC_WORD0 STAGE5 CDC FIFO WORD0 0x1A8 [15:0] X R/W STAGE5_CDC_WORD1 STAGE5 CDC FIFO WORD1 0x1A9 [15:0] X R/W STAGE5_MAX_WORD0 STAGE5FIFO WORD0 0x1AA [15:0] X R/W STAGE5_MAX_WORD1 STAGE5FIFO WORD1 0x1AB [15:0] X R/W STAGE5_MAX_WORD2 STAGE5FIFO WORD2 0x1AC [15:0] X R/W STAGE5_MAX_WORD3 STAGE5FIFO WORD3 0x1AD [15:0] X R/W STAGE5_MAX_AVG STAGE5FIFO 0x1AE [15:0] X R/W STAGE5_HIGH_THRESHOLD STAGE5 0x1AF [15:0] X R/W STAGE5_MAX_TEMP STAGE5 0x1B0 [15:0] X R/W STAGE5_MIN_WORD0 STAGE5FIFO WORD0 0x1B1 [15:0] X R/W STAGE5_MIN_WORD1 STAGE5FIFO WORD1 0x1B2 [15:0] X R/W STAGE5_MIN_WORD2 STAGE5FIFO WORD2 0x1B3 [15:0] X R/W STAGE5_MIN_WORD3 STAGE5FIFO WORD3 0x1B4 [15:0] X R/W STAGE5_MIN_AVG STAGE5FIFO 0x1B5 [15:0] X R/W STAGE5_LOW_THRESHOLD STAGE5 0x1B6 [15:0] X R/W STAGE5_MIN_TEMP STAGE5 0x1B7 [15:0] X R/W 0
63 55. STAGE6 0x1B8 [15:0] X R/W STAGE6_CONV_DATA STAGE6CDC 16 STAGE6_CONV_DATA 0x1B9 [15:0] X R/W STAGE6_FF_WORD0 STAGE6FIFO WORD0 0x1BA [15:0] X R/W STAGE6_FF_WORD1 STAGE6FIFO WORD1 0x1BB [15:0] X R/W STAGE6_FF_WORD2 STAGE6FIFO WORD2 0x1BC [15:0] X R/W STAGE6_FF_WORD3 STAGE6FIFO WORD3 0x1BD [15:0] X R/W STAGE6_FF_WORD4 STAGE6FIFO WORD4 0x1BE [15:0] X R/W STAGE6_FF_WORD5 STAGE6FIFO WORD5 0x1BF [15:0] X R/W STAGE6_FF_WORD6 STAGE6FIFO WORD6 0x1C0 [15:0] X R/W STAGE6_FF_WORD7 STAGE6FIFO WORD7 0x1C1 [15:0] X R/W STAGE6_SF_WORD0 STAGE6FIFOWORD0 0x1C2 [15:0] X R/W STAGE6_SF_WORD1 STAGE6FIFOWORD1 0x1C3 [15:0] X R/W STAGE6_SF_WORD2 STAGE6FIFOWORD2 0x1C4 [15:0] X R/W STAGE6_SF_WORD3 STAGE6FIFOWORD3 0x1C5 [15:0] X R/W STAGE6_SF_WORD4 STAGE6FIFOWORD4 0x1C6 [15:0] X R/W STAGE6_SF_WORD5 STAGE6FIFOWORD5 0x1C7 [15:0] X R/W STAGE6_SF_WORD6 STAGE6FIFOWORD6 0x1C8 [15:0] X R/W STAGE6_SF_WORD7 STAGE6FIFOWORD7 0x1C9 [15:0] X R/W STAGE6_SF_AMBIENT STAGE6FIFO 0x1CA [15:0] X R/W STAGE6_FF_AVG STAGE6FIFO 0x1CB [15:0] X R/W STAGE6_CDC_WORD0 STAGE0 CDC FIFO WORD0 0x1CC [15:0] X R/W STAGE6_CDC_WORD1 STAGE6 CDC FIFO WORD1 0x1CD [15:0] X R/W STAGE6_MAX_WORD0 STAGE6FIFO WORD0 0x1CE [15:0] X R/W STAGE6_MAX_WORD1 STAGE6FIFO WORD1 0x1CF [15:0] X R/W STAGE6_MAX_WORD2 STAGE6FIFO WORD2 0x1D0 [15:0] X R/W STAGE6_MAX_WORD3 STAGE6FIFO WORD3 0x1D1 [15:0] X R/W STAGE6_MAX_AVG STAGE6FIFO 0x1D2 [15:0] X R/W STAGE6_HIGH_THRESHOLD STAGE6 0x1D3 [15:0] X R/W STAGE6_MAX_TEMP STAGE6 0x1D4 [15:0] X R/W STAGE6_MIN_WORD0 STAGE6FIFO WORD0 0x1D5 [15:0] X R/W STAGE6_MIN_WORD1 STAGE6FIFO WORD1 0x1D6 [15:0] X R/W STAGE6_MIN_WORD2 STAGE6FIFO WORD2 0x1D7 [15:0] X R/W STAGE6_MIN_WORD3 STAGE6FIFO WORD3 0x1D8 [15:0] X R/W STAGE6_MIN_AVG STAGE6FIFO 0x1D9 [15:0] X R/W STAGE6_LOW_THRESHOLD STAGE6 0x1DA [15:0] X R/W STAGE6_MIN_TEMP STAGE6 0x1DB [15:0] X R/W 0
64 56. STAGE7 0x1DC [15:0] X R/W STAGE7_CONV_DATA STAGE7CDC 16 STAGE7_CONV_DATA 0x1DD [15:0] X R/W STAGE7_FF_WORD0 STAGE7FIFO WORD0 0x1DE [15:0] X R/W STAGE7_FF_WORD1 STAGE7FIFO WORD1 0x1DF [15:0] X R/W STAGE7_FF_WORD2 STAGE7FIFO WORD2 0x1E0 [15:0] X R/W STAGE7_FF_WORD3 STAGE7FIFO WORD3 0x1E1 [15:0] X R/W STAGE7_FF_WORD4 STAGE7FIFO WORD4 0x1E2 [15:0] X R/W STAGE7_FF_WORD5 STAGE7FIFO WORD5 0x1E3 [15:0] X R/W STAGE7_FF_WORD6 STAGE7FIFO WORD6 0x1E4 [15:0] X R/W STAGE7_FF_WORD7 STAGE7FIFO WORD7 0x1E5 [15:0] X R/W STAGE7_SF_WORD0 STAGE7FIFOWORD0 0x1E6 [15:0] X R/W STAGE7_SF_WORD1 STAGE7FIFOWORD1 0x1E7 [15:0] X R/W STAGE7_SF_WORD2 STAGE7FIFOWORD2 0x1E8 [15:0] X R/W STAGE7_SF_WORD3 STAGE7FIFOWORD3 0x1E9 [15:0] X R/W STAGE7_SF_WORD4 STAGE7FIFOWORD4 0x1EA [15:0] X R/W STAGE7_SF_WORD5 STAGE7FIFOWORD5 0x1EB [15:0] X R/W STAGE7_SF_WORD6 STAGE7FIFOWORD6 0x1EC [15:0] X R/W STAGE7_SF_WORD7 STAGE7FIFOWORD7 0x1ED [15:0] X R/W STAGE7_SF_AMBIENT STAGE7FIFO 0x1EE [15:0] X R/W STAGE7_FF_AVG STAGE7FIFO 0x1EF [15:0] X R/W STAGE7_CDC_WORD0 STAGE7 CDC FIFO WORD0 0x1F0 [15:0] X R/W STAGE7_CDC_WORD1 STAGE7 CDC FIFO WORD1 0x1F1 [15:0] X R/W STAGE7_MAX_WORD0 STAGE7FIFO WORD0 0x1F2 [15:0] X R/W STAGE7_MAX_WORD1 STAGE7FIFO WORD1 0x1F3 [15:0] X R/W STAGE7_MAX_WORD2 STAGE7FIFO WORD2 0x1F4 [15:0] X R/W STAGE7_MAX_WORD3 STAGE7FIFO WORD3 0x1F5 [15:0] X R/W STAGE7_MAX_AVG STAGE7FIFO 0x1F6 [15:0] X R/W STAGE7_HIGH_THRESHOLD STAGE7 0x1F7 [15:0] X R/W STAGE7_MAX_TEMP STAGE7 0x1F8 [15:0] X R/W STAGE7_MIN_WORD0 STAGE7FIFO WORD0 0x1F9 [15:0] X R/W STAGE7_MIN_WORD1 STAGE7FIFO WORD1 0x1FA [15:0] X R/W STAGE7_MIN_WORD2 STAGE7FIFO WORD2 0x1FB [15:0] X R/W STAGE7_MIN_WORD3 STAGE7FIFO WORD3 0x1FC [15:0] X R/W STAGE7_MIN_AVG STAGE7FIFO 0x1FD [15:0] X R/W STAGE7_LOW_THRESHOLD STAGE7 0x1FE [15:0] X R/W STAGE7_MIN_TEMP STAGE7 0x1FF [15:0] X R/W 0
65 57. STAGE8 0x200 [15:0] X R/W STAGE8_CONV_DATA STAGE8CDC 16 STAGE8_CONV_DATA 0x201 [15:0] X R/W STAGE8_FF_WORD0 STAGE8FIFO WORD0 0x202 [15:0] X R/W STAGE8_FF_WORD1 STAGE8FIFO WORD1 0x203 [15:0] X R/W STAGE8_FF_WORD2 STAGE8FIFO WORD2 0x204 [15:0] X R/W STAGE8_FF_WORD3 STAGE8FIFO WORD3 0x205 [15:0] X R/W STAGE8_FF_WORD4 STAGE8FIFO WORD4 0x206 [15:0] X R/W STAGE8_FF_WORD5 STAGE8FIFO WORD5 0x207 [15:0] X R/W STAGE8_FF_WORD6 STAGE8FIFO WORD6 0x208 [15:0] X R/W STAGE8_FF_WORD7 STAGE8FIFO WORD7 0x209 [15:0] X R/W STAGE8_SF_WORD0 STAGE8FIFOWORD0 0x20A [15:0] X R/W STAGE8_SF_WORD1 STAGE8FIFOWORD1 0x20B [15:0] X R/W STAGE8_SF_WORD2 STAGE8FIFOWORD2 0x20C [15:0] X R/W STAGE8_SF_WORD3 STAGE8FIFOWORD3 0x20D [15:0] X R/W STAGE8_SF_WORD4 STAGE8FIFOWORD4 0x20E [15:0] X R/W STAGE8_SF_WORD5 STAGE8FIFOWORD5 0x20F [15:0] X R/W STAGE8_SF_WORD6 STAGE8FIFOWORD6 0x210 [15:0] X R/W STAGE8_SF_WORD7 STAGE8FIFOWORD7 0x211 [15:0] X R/W STAGE8_SF_AMBIENT STAGE8FIFO 0x212 [15:0] X R/W STAGE8_FF_AVG STAGE8FIFO 0x213 [15:0] X R/W STAGE8_CDC_WORD0 STAGE8 CDC FIFO WORD0 0x214 [15:0] X R/W STAGE8_CDC_WORD1 STAGE8 CDC FIFO WORD1 0x215 [15:0] X R/W STAGE8_MAX_WORD0 STAGE8FIFO WORD0 0x216 [15:0] X R/W STAGE8_MAX_WORD1 STAGE8FIFO WORD1 0x217 [15:0] X R/W STAGE8_MAX_WORD2 STAGE8FIFO WORD2 0x218 [15:0] X R/W STAGE8_MAX_WORD3 STAGE8FIFO WORD3 0x219 [15:0] X R/W STAGE8_MAX_AVG STAGE8FIFO 0x21A [15:0] X R/W STAGE8_HIGH_THRESHOLD STAGE8 0x21B [15:0] X R/W STAGE8_MAX_TEMP STAGE8 0x21C [15:0] X R/W STAGE8_MIN_WORD0 STAGE8FIFO WORD0 0x21D [15:0] X R/W STAGE8_MIN_WORD1 STAGE8FIFO WORD1 0x21E [15:0] X R/W STAGE8_MIN_WORD2 STAGE8FIFO WORD2 0x21F [15:0] X R/W STAGE8_MIN_WORD3 STAGE8FIFO WORD3 0x220 [15:0] X R/W STAGE8_MIN_AVG STAGE8FIFO 0x221 [15:0] X R/W STAGE8_LOW_THRESHOLD STAGE8 0x222 [15:0] X R/W STAGE8_MIN_TEMP STAGE7 0x223 [15:0] X R/W 0
1 IPA Hierocrypt-L1 Hierocrypt-L Hierocrypt-L1 Hierocrypt-L1 Hierocrypt-L1 Hierocrypt-L1 Hierocrypt-L1 2 Hierocrypt-L1 Hierocrypt-L1 Hierocrypt-
Hierocrypt-L1 : Hierocrypt-L1 Hierocrypt-L1 Hierocrypt-L1 Abstract: In this report, we address our security evaluation of Hierocrypt-L1. As a result, we found no critical security flaw during the limited
AD5302/AD5312/AD5322: 2.5 ～ 5.5 V 電源、230 μA 消費電流、デュアル、レール to レール電圧出力の 8 ／ 10 ／ 12 ビット D/A コンバータ
2.5 5.5V 23µA to8/1/12 D/A AD532 18DAC 2 A 1LSB INL B.5LSB INL AD5312 11DAC 2 A 4LSB INL B 2LSB INL AD5322 112DAC 2 A 16LSB INL B 8LSB INL 1MSOP 3µA@5V 2nA@5V 5nA@3V 2.5 5.5V V REF V LDAC DAC to 1MSOP
AD5933: 1 MSPS、12 ビット・インピーダンス・コンバータネットワーク・アナライザ
1MSPS 12 AD5933 1kHzto I 2 C 27.1Hz 1Ω 1MΩ 2.5 2.7 5.5V 4125 16SSOP AD5933 1MSPS 12A/D ADC ADC DSPDFT DFTR I 2 1. Tan 1 (I/R) AD5934 2 2 R + I 2.7 5.5V 25kSPS 12 16SSOP MCLK AVDD DVDD DAC R OUT VOUT SCL
4. 半角文字コード変換表 ここでは 半角文字のコード変換についての詳細な表を記載します の文字と文字コード (16 進数 ) には 表内で灰色の網掛けを設定しています 4.1 IBMカナ文字拡張からへの変換 16 進数 16 進数 16 進数 16 進数 16 進数 16 進数 SP 0x40 S
2013 年 4 月 3 日 お客様各位 株式会社セゾン情報システムズ HULFT 事業部 コード変換機能での のサポート 拝啓貴社ますますご清祥のこととお慶び申し上げます 平素は格別のご高配を賜り 厚く御礼申し上げます idivo Ver.1.4.0 では コード変換機能で変換できるコード体系の 1 つとして をサポートしました ついては 次に示すコード変換のパターンにおける 文字と文字コード (16
Ethernet / / Ver
Ethernet / / Ver. 7.1 2007.09.10 1 I/O...1-1 1.1...1-1 1.2...1-1 1.3...1-1 1.4...1-2 1.5...1-3 2...2-1 2.1...2-1 2.1.1...2-1 2.1.2...2-1 2.1.3...2-3 2.1.4...2-3 2.1.5...2-4 2.1.6...2-5 2.2 Ethernet...2-6
AD7266: 差動／シングルエンド入力、デュアル 2 MSPS、12 ビット、3 チャンネル逐次比較型 A/D コンバータ
2MSPS 12 3 A/D AD7266 12 3A/D 2MSPS V DD 2.7 5.25V 3V1.5MSPS 9mW 5V2MSPS 27mW 12 6 6 50kHz S/N 70dB 2.5V 250.2% max20ppm/max 437.5ns 32MHz SCLK SPI QSPI MICROWIRE DSP 40125 1µA max 32LFP TQFP 1MSPSAD7265
WAGO Ch 測温抵抗体入力モジュール 取扱説明書
WAGO-I/O-SYSTEM 750 750-450 I/O 750 750-450 4ch Copyright ª 2015 by WAGO Kontakttechnik GmbH & Co. KG All rights reserved. WAGO Kontakttechnik GmbH & Co. KG Hansastraße 27 D-32423 Minden Phone: +49 (0)
LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp)
LM9822 LM9822 3 Channel 42-Bit Color Scanner Analog Front End Literature Number: JAJS680 LM9822 3 42 LM9822 AFE CIS CCD CDS / LM9822 14 6MHz ADC 600 / CCD CDS CCD CIS TTL/CMOS 14 6MHz 5V 5% I/O 3.3V 10%
AD9833: 低消費電力 20 mW 2.3 〜 5.5 V プログラマブル波形発生器
2mW 2.3 5.5V AD9833 3V 2mW 12.5MHz 28 25MHz.1Hz 2.3 5.5V 3SPI 415 1MSOP TDR AD9833 28 25MHz.1Hz1MHz AD9833.4Hz AD9833 3 4MHz DSP 2.3 5.5V AD9833 SLEEP DAC AD98331 MSOP AGND DGND VDD CAP/2.5V MCLK AVDD/
ADC78H90 8-Channel, 500 kSPS, 12-Bit A/D Converter (jp)
8-Channel, 500 ksps, 12-Bit A/D Converter Literature Number: JAJSA63 8 500kSPS 12 A/D 8 12 CMOS A/D 500kSPS / AIN1 AIN8 8 SPI QSPI MICROWIRE DSP (AV DD ) 2.7V 5.25V (DV DD ) 2.7V AV DD 3V 1.5mW 5V 8.3mW
LTC ビット、200ksps シリアル・サンプリングADC
µ CBUSY ANALOG INPUT 10V TO 10V 2. 2. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 V DIG V ANA PWRD BUSY CS R/C TAG SB/BTC DATA EXT/INT DATACLK DGND SY 28 27 26 25 24 23 22 21 20 19 18 17 16 15 10µF 0.1µF SERIAL INTERFACE
AD8515: 1.8 V 低電力 CMOS レール to レール入力／出力オペアンプ
REV. REVISION 15-6891 1-16-1 3 542 82 532-3 3-5-36 MT 2 6 635 6868 AD8515 1.8V CMOS to 1.8 5V 6mV SOT23 2.7V/µs 5MH to 2pA 1.8V 45µA PCMCIA PDA AD8515 1.8Vto SOT23-5L AD8515 5MHz 1.8V1mV to 2.7V/µs ASIC
AD8212: 高電圧の電流シャント・モニタ
7 V typ 7 0 V MSOP : 40 V+ V SENSE DC/DC BIAS CIRCUIT CURRENT COMPENSATION I OUT COM BIAS ALPHA 094-00 V PNP 0 7 V typ PNP PNP REV. A REVISION 007 Analog Devices, Inc. All rights reserved. 0-9 -- 0 40
untitled
COPAL ELECTRONICS 32 (DP) DP INC 2 3 3 RH RL RWB 32 C S U/D INC U/D CS 2 2 DP7114 32 SOIC CMOS 2.5 V - 6.0 V / 10 kω 50 kω 100 kω TSSOP MSOP /BFR INC / U/D RH RoHS GND RWB RL CS VCC 2017 6 15 1 : R = 2
R1RW0408D シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
RNA52A10MM データシート
RNAA0MM Dual CMOS system RESET IC R0DS009JJ000 (Previous code: RJJ0D0-000) Rev..00 0..9 RNAA0MM. CMOS. μa (typ) H MΩ o CMOS. ± 0 m % typ.. μa typ. CR MMPAK- 0 C ( ) RNAA0MMEL MMPAK- PLSP000JC-A MM EL (,000
ESP32-KEY-KIT-R1 (ESP-WROOM-32 ) Copyright c 2
ESP32-KEY-KIT-R1 (ESP-WROOM-32 ) http://www.microfan.jp/ http://store.shopping.yahoo.co.jp/microfan/ http://www.microfan.jp/shop/ 2017 4 Copyright c 2017 MicroFan, All Rights Reserved. i 1 ESP32-KEY-KIT-R1
ADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp)
ADC121S625 ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter Literature Number: JAJSAB8 ADC121S625 12 50kSPS 200kSPS A/D ADC121S625 50kSPS 200kSPS 12 A/D 500mV
AD5280/5282: 15 V、I2C 互換 256 ポジション・デジタル・ポテンショメータ
15V I 2 C 256 D528/D5282* 256 D528 1 D5282 2 2kΩ 5kΩ 2kΩ 3ppm/ 5 15V 5.5V I2C SHDN V L SD O 1 O 2 RDC D D1 1 1 1 2 2 2 8 D528 O 1 D528/D5282 256 VR 1 VR 2kΩ 5kΩ2kΩ /1% 3ppm/ 115V5V SHDN V L SD RDC1 RDC2
MAX7319 EV.J
19-4043; Rev 0; 2/08 PART TYPE MAX7319EVKIT+ EV Kit DESIGNATION QTY DESCRIPTION C1, C5 C9, C17, C18, C37 9 0.1μF ±10%, 16V X7R ceramic capacitors (0603) TDK C1608X7R1C104K C2 0 Not installed, capacitor
untitled
I/O DP/FMS DP 750-301 750-303 750-323 750-131 Ver. 2.3.1 2009.1. 7 Copyright 1997-2001 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Hansastraβe 27 D-32423 Minden +49 0 571/8 87-0 +49 0 571/8 87-1
3.4 con: 3.5 ws: 3.6 newpage: (TeX ) 3.7 clearpage: (TeX ) 4. 4.1 4.2 4.3 :QMath 1 1.1 XeX XML1.0 XML DTD (Document Type Definition, ) DTD XeX jarticl
2000-11-29 2005-04-20 XeX IMS:20001129001; NDC:021.4; keywords:, ; 1. 1.1 1.2 1.3 1.4 1.5 1.6 2. HTML 2.1 p: 2.2 br: 2.3 cite: 2.4 blockquote: 2.5 em: 2.6 strong: 2.7 sup: 2.8 sub: 2.9 ul: 2.10 ol: 2.11
ESMPRO/ServerManager 経由で受信するイベント一覧 本資料では ESMPRO/ServerManager 経由で受信するイベントを記載します イベント区分が " その他 " 以外のイベントはリファレンスガイドデータ編を参照してください 以下の障害イベントは ポリシー設定の ポリシー
ESMPRO/ServerManager 経由で受信するイベント一覧 本資料では ESMPRO/ServerManager 経由で受信するイベントを記載します イベント区分が " その他 " 以外のイベントはリファレンスガイドデータ編を参照してください 以下の障害イベントは ポリシー設定の ポリシー規則設定 ウィンドウで [ 通報元 ] に "SystemMonitorEvent" を指定することで確認でき
DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter (jp)
DAC121S101 DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter Literature Number: JAJSA89 DAC121S101 12 D/A DAC121S101 12 D/A (DAC) 2.7V 5.5V 3.6V 177 A 30MHz 3 SPI TM QSPI MICROWIRE
R1RW0416DI シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
NJW4124 IC ( ) NJW4124 AC-DC 1cell/2cell IC / 1 NJW4124M / Bi-CMOS NJW4124M : DMP20 P-CHG 1 20 Q-CHG NFB 2 19 CS1 TX-SW 3 18 CS2 GND 4 17 VS PC 5 16 V
IC ( ) AC-DC 1cell/2cell IC / 1 M / Bi-CMOS M : DMP20 P-CHG 1 20 Q-CHG NFB 2 19 CS1 TX-SW 3 18 CS2 GND 4 17 VS PC 5 16 VREF ADP 6 15 V + 7 14 TDET 8 13 TH C1 9 12 TL C2 10 11 CHG-SW M - 1 - (Ta=25 C) V
SH7670グループ Hi-Speed USB 2.0 基板設計ガイドライン アプリケーションノート
SH7670 Hi-Speed USB 2.0 R01AN0700JJ0100 Rev.1.00 Hi-Speed USB 2.0 LSI SH7670/SH7671/SH7672/SH7673 SH767x USB 1.... 2 2. USB... 3 3.... 5 4.... 7 5. VBUS... 9 6. REFRIN... 10 7. EMI/ESD... 11 8.... 12 R01AN0700JJ0100
uPC1251, 358 DS
Bipolar Analog Integrated Circuit µ PC5,58 µ PC5, 58 GND C 5 µ ATYP. GND µ PC5 µ PC58 DC µ PC45, 4 mvtyp. 5 natyp. TYP. DIP, SOP 9 SIP µ PC5C 8 DIP7.6 mm µ PC5C (5) DC µ PC5G 8 SOP5.7 mm5 µ PC5G (5) DC
R1RP0416D シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
ADC082S021 2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter (jp)
2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter Literature Number: JAJSAA2 2 200KSPS 8 A/D 2 8 CMOS A/D 50kSPS 200kSPS / IN1 IN2 1 2 SPI QSPI MICROWIRE DSP 2.7V 5.25V 3V 1.6mW 5V 5.8mW 3V 0.12 W 5V
R1LV1616H-I シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
R1LV0416Dシリーズ データシート
Wide Temperature Range Version 4M SRAM (256-kword 16-bit) RJJ03C0237-0100 Rev. 1.00 2007.05.24 262,144 16 4M RAM TFT 44 TSOP II 48 CSP 0.75mm 3.0V 2.7V 3.6V 55/70ns max 3µW typ V CC =3.0V 2CS 40 +85 C
????????????MUX ????????????????????
PGA116 PGA112 PGA113 PGA117 PGA112, PGA113 PGA116, PGA117 www.tij.co.jp µµ µµ ± µ +5V +3V AV DD 1 C BYPASS.1µF DV DD C BYPASS.1µF C BYPASS.1µF V CAL/CH CH1 3 2 1kΩ MUX CAL1 PGA112 PGA113 R F 1 Output Stage
pc910l0nsz_j
PC90L0NSZ0F PC90L0NSZ0F µ µ µ PC90L PC90L Date Sep.. 00 SHARP Corporation 7 NC Anode Cathode NC 7 GND V O (Open collector) V E (Enable) V CC H H L L H H H L H L L H L: (0) H: () PC90L0NSZ0F PC90L0YSZ0F
LT 低コスト、シャットダウン機能付き デュアルおよびトリプル300MHz 電流帰還アンプ
µ µ LT1398/LT1399 V IN A R G 00Ω CHANNEL A SELECT EN A R F 3Ω B C 97.6Ω CABLE V IN B R G 00Ω EN B R F 3Ω 97.6Ω V OUT OUTPUT (00mV/DIV) EN C V IN C 97.6Ω R G 00Ω R F 3Ω 1399 TA01 R F = R G = 30Ω f = 30MHz
ANJ_1092A
Application Note SBAA066 ± ± ± ± µ ± ± ± ± 24 Bits 20/24MSB 2 s f S 768 khz 25 MHz (1) V IH 2.0 5.0 V (1) V IL 0 0.8 V (2) V IH 3.0 0 V (2) V IL 5.0 4.2 V (1) I IH V IH = V DD ±10 µa (1) I IL V IL = 0V
Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B
www.tij.co.jp INA206 INA207 INA208 INA206-INA208 INA206-INA208 V S 1 14 V IN+ V S 1 10 V IN+ OUT CMP1 IN /0.6V REF 2 3 1.2V REF 13 12 V IN 1.2V REF OUT OUT CMP1 IN+ 2 3 9 8 V IN CMP1 OUT CMP1 IN+ 4 11
M51995AP/AFP データシート
お客様各位 カタログ等資料中の旧社名の扱いについて 21 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
HN58V256Aシリーズ/HN58V257Aシリーズ データシート
HN58V256A HN58V257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58V257A) RJJ03C0132-0600 Rev. 6.00 2007. 05. 24 HN58V256A HN58V257A 32768 8 EEPROM ROM MNOS CMOS 64 3V 2.7 5.5V 120ns (max)
R1EV5801MBシリーズ データシート
1M EEPROM (128-kword 8-bit) Ready/Busy and function R10DS0209JJ0100 Rev.1.00 131072 8 EEPROM ROM MONOS CMOS 128 2.7V 5.5V 150ns (max) @ Vcc=4.5V 5.5V 250ns(max) @ Vcc=2.7V 5.5V 20mW/MHz (typ) 110µW (max)
HN58C256A シリーズ/HN58C257A シリーズ データシート
HN58C256A HN58C257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58C257A) RJJ03C0133-0600Z Rev. 6.00 2006. 10. 26 HN58C256A HN58C257A 32768 8 EEPROM ROM MNOS CMOS 64 5V±10% 85ns/100ns (max)
mbed祭りMar2016_プルアップ.key
1 2 4 5 Table 16. Static characteristics (LPC1100, LPC1100L series) continued T amb = 40 C to +85 C, unless otherwise specified. Symbol Parameter Conditions Min Typ [1] Max Unit Standard port pins, RESET
4
I/O 2AO DC0-10V/ 10V 16Bit Ver. 1.0.0 2 750-562 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO Kontakttechnik
1007 ステルスデバッガを利用したマルウェア解析手法の提案
マルウェア対策研究人材育成ワークショップ 2008 ステルスデバッガを利用したマルウェア 解析手法の提案 NTT 情報流通プラットフォーム研究所 川古谷裕平岩村誠伊藤光恭 2008/10/10 1 目次 背景 ステルスデバッガの提案 CCC Dataset 2008 検体による評価 考察 まとめ 2008/10/10 2 背景 マルウェアの高度化 高機能化 柔軟な機能追加 自身の隠蔽化 耐解析機能
R3111x NO.JA R3111x CMOS IC IC Nch CMOS 2 Rx5VL TO-92 SOT-89 SOT-23-3 SOT-23-5 SC-82AB SON TYP. 0.8µA (VDD=1.5V) 0.7V 10.0V (Topt=2
NO.JA-71-6112 CMOS IC IC Nch CMOS 2 Rx5VL TO-92 SOT-89 SOT-23-3 SOT-23-5 SC-82AB SON1612-6 6 TYP..8µA (=1.5V).7V 1.V ().9V 6.V.1V ±2.% TYP. ±1ppm/ C Nch CMOS 2 6 TO-92 SOT-89 SOT-23-3 SOT-23-5 SC-82AB
16-Bit, Serial Input Multiplying Digital-to-Analog Converter (Rev. B
DAC8811 www.tij.co.jp ± ± µ ± µ ± V REF CS Power-On Reset DAC8811 D/A Converter 16 DAC Register 16 R FB I OUT CLK SDI Shift Register GND DAC8811C ±1 ±1 MSOP-8 (DGK) 4to 85 D11 DAC8811ICDGKT DAC8811C ±1
WAGO Profibus /-833及び三菱MELSEC Q02HCPU/QJ71PB92Dのコンフィグレーション
Version2.0(2009.2.6) Copyright 2008 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Kontakttechnik GmbH Hansastraße 27 D-32423 Minden Phone: +49 (0) 571/8 87 0 Fax: +49 (0) 571/8 87 1 69 E-Mail:
AN6591FJM
IC AN6591FJM PHS, PLL IC AN6591FJMPHSIF PLL IC QFN (Quad flat non-leaded PKG) (0.63) 34 44 R0.30 6.20±0.10 (6.00) 33 23 1 11 (0.63) 22 12 3-C 0.50 (6.00) 6.20±0.10 0.20±0.10 0.80 max Unit : mm, PLL,, APC
untitled
AWG-50 Rev 6.5 1 4 2 5 3 5 4 6 4.1 6 4.2 6 4.3 7 4.4 7 4.5 8 4.6 8 4.7 8 4.8 9 5 CD-ROM 10 6 11 6.1 11 6.1.1 Windows 10 11 6.1.2 Windows 8 8.1 12 6.1.3 Windows 7 13 6.1.4 Windows Vista 14 6.1.5 Windows
RNA51xxシリーズ データシート
RNxx CMOS system RESET IC R0DS0090JJ000 Rev..00 0.0.0 RNxx. V,.6 V,.7 V,.8 V,.9 V,.0 V,. V,. V,. V,.6 V,.0 V, ±% CMOS, (0.7 μ),, ( MΩ) (RNxx) CMOS (RNBxx). V,.6 V,.7 V,.8 V,.9 V,.0 V,. V,. V,. V,.6 V,.0
Untitled
Technical Document (NES Emulator) Last Update: 2014 11/26 Contact: gucchan@sfc.wide.ad.jp Author: Ryoma Kawaguchi (B1, Keio University) Jun Murai Lab., ARCH(Internet Architecture Research Team) @ Delta
4
I/O 2AO 0/4-20mA / DC6-18V 16Bit Ver. 1.0.0 2 750-563 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO
NJW4108 IC ( ) NJW4108 1cell/2cell IC NJW4108V / Bi-CMOS NJW4108V : SSOP20 P-CHG 1 20 Q-CHG NFB 2 19 CS1 CNT 3 18 CS2 GND 4 17 VS NC 5 16 VREF F-CHG 6
IC ( ) 1cell/2cell IC V / Bi-CMOS V : SSOP20 P-CHG 1 20 Q-CHG NFB 2 19 CS1 CNT 3 18 CS2 GND 4 17 VS NC 5 16 VREF F-CHG 6 15 V + 7 14 TDET 8 13 TH C1 9 12 TL C2 10 11 V - 1 - (Ta=25 C) V + +15 V C1 V C1
M54640P データシート
お客様各位 カタログ等資料中の旧社名の扱いについて 200 年 4 月 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
８ビットデータバスでアクセスする場合は、１６ビットレジスタを上位バイト、下位バイトに分けてアクセスします
はじめにこのたびは 弊社 T-IADA168 をお買い上げ頂きましてまことにありがとうございます このマニュアルは T-IADA168 の概要等について説明しています 各 LSI についての詳細は必要に応じてデータシートを参照してください ハードウエアの不具合に関しましてのサポートはいたしますが RTOS を含めたソフト面のサポートは基本的にはしておりません 注意事項 (1) 本書の内容に関しては将来予告なしに変更することがあります
M51132L/FP データシート
お客様各位 カタログ等資料中の旧社名の扱いについて 年 4 月 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
S1C60N05データシート
PF19-2 Micro MN 4-bit Single Chip Microcomputer µ µ 1 SC2 SC1 RESET RM 1,56 words x 12 bits SC System Reset Control Core CPU S1C6B RAM 8 words x 4 bits nterrupt Generator CM~ SEG~19 LCD Driver nput Port
AN5637
IC SECAM IC SECAM IC 1 SECAM Unit : mm 19.2±0.3 16 9 1 8 (0.71) 0.5±0.1 Seating plane 2.54 1.22±0.25 DIP016-P-0300D 6.2±0.3 5.20±0.25 1.10±0.25 3.05±0.25 7.62±0.25 3 to 15 0.30 +0.10 ) (DIP016- P-0300M)
M51953A,B/M51954A,B データシート
お客様各位 カタログ等資料中の旧社名の扱いについて 2 年 4 月 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
MAX191 EV J
-0; Rev ; / µ µ PART TEMP. RANGE BOARD TYPE MAXEVSYS-DIP 0 C to +0 C Through-Hole MAXEVKIT-DIP 0 C to +0 C Through-Hole 0CMODULE-DIP 0 C to +0 C Through-Hole Evaluates: MAX Maxim Integrated Products Evaluates:
AN5394FB
IC /RGB RGB DVDNTSCPALVGA (Y : 30 MHz/ 3 db : 15 MHz/ 3 db) HDNTSCDVDYUV Y RGB2OSD + VGARGB (PDP) 37 48 (1.6) 14.0±0.3 12.0±0.2 36 25 1 12 0.80 +0.10 0.30 0.05 Seating plane 24 13 (1.6) 1.95±0.20 0.1±0.1
AN-1077: ADXL345 Quick Start Guide
09119-002 TOP 09119-001 ADXL345 Quick Start Guide by Tomoaki Tsuzuki APPLICATION NOTE PHYSICAL MOUNTING ADXL345 は 3 軸の加速度センサーです 検出軸方向を Figure1 に示します ADXL345 は検出軸の正方向に加速されると正極性の出力になります 重力は検出軸方向の逆方向の極性が出力されるので注意が必要です
AN8934FA
BS +QPSK IC BS QPSK IC 4.5MHz L.P.F. 5.7MHz B.P.F. C/N 2 (75Ω ) 1 (75Ω ) PCM IC MN88831 1 (18.432MHz) BS 37 48 (14.25) 1 12.00±0.20 10.00±0.20 36 25 0.65 12 0.30 +0.10 0.05 Seating plane 24 13 (1.425)
AD8591/AD8592/AD8594: CMOS 単電源シャットダウン機能付きレール to レール入／出力オペアンプ
AD9/AD9/AD9 OUT A V IN A OUT A AD9 6 V SD SDA 6 V IN A IN A 9 OUT B AD9 IN A IN B V IN B OUT A IN A IN A V IN B IN B 6 OUT B NC SDB 6 OUT D IN D IN D AD9 V IN C IN C OUT C 9 SD NC = OUT A IN A IN A V IN
LIN (Local Interconnect Network) マスタ編
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
The DatasheetArchive - Datasheet Search Engine
Bipolar Analog Integrated Circuit 3 IC 3 5 V, 8 V, 12 V, 15 V, 18 V, 24 V 6 1 A Marking Side TO-22 MP-45G 4 MIN. µpc1435 5 V µpc1435 3 SIP TO-22 MP-45G 1 2 3 1 INPUT 2 GND 3 OUTPUT µ PC1435HF TO-22 MP-45G
ELCODIS.COM - ELECTRONIC COMPONENTS DISTRIBUTOR
Bipolar Analog Integrated Circuit 3 IC 3 5 V, 8 V, 12 V, 15 V, 18 V, 24 V 6 1 A Marking Side TO-22 MP-45G 4 MIN. µpc1435 5 V µpc1435 3 SIP TO-22 MP-45G 1 2 3 1 INPUT 2 GND 3 OUTPUT µ PC1435HF TO-22 MP-45G
MO 2 E 2 POM -248/16 ev. 1.3_2 L D WP V GND 2* D IN LOD / W D OU OMP LOD 3 Min. yp. Max. V IN Y V IH V = V V = V V IL V = V 2 V =
ev. 1.3_2 MO 2 E 2 POM -248/16 8-Pin DIP ( DP8-DP8-E) 8-Pin OP ( FJ8-DFJ8-E) :µ Max. (V =5.5 V) :.8 m Max. (V =5.5 V, f=4khz).4 m Max. (V =4.5 V, f=1khz) :2.5 5.5 V :1.8 5.5 V 16 (-248, -2416) GN 1 2 8-Pin
AN7500FHQ
1.5V IC 1.5V B IC 0.98V 37 48 9.00±0.40 7.00±0.20 36 25 24 (0.75) 7.00±0.20 13 9.00±0.40 Unit : mm 35 1.5V DC/DC 40 1 (0.75) 0.50 12 0.20 0.05 +0.10 SEATING PLANE (0.625) 1.40±0.10 1.70 max. (0.625) 0.10±0.10
AN8472SA
IC CD-ROM DVD IC PWM 3 120 PWM ON (0.6 Ω typ.) D-MOS START/STOP FG EC/ECR CD-ROM DVD-ROM CD-R CD-RW 32 1 16 (0.625) 11.0±0.3 0.65 0.3 +0.10 0.05 17 SEATING PLANE 6.1±0.3 0.65±0.10 0.65±0.10 0.1±0.1 1.5±0.2
0x299D0608 0x000000C3 0x088BE308 0x54000001 0x2910DB9C 0x00000063 0x2910DB9D 0x00000001 0xC0000000 0x00000096 0xD5000000 0x00000000 0x2910DD3C 0x00000
0x299D0608 0x000000C3 0x088BE308 0x54000001 0x2910DB9C 0x00000063 0x2910DB9D 0x00000001 0xC0000000 0x00000096 0xD5000000 0x00000000 0x2910DD3C 0x00000063 0x088A5700 0x24A2E0FF 0x089077F4 0x24050000 0x089132E8
13 Analog-to-Digital Converter (ADC)
Stellaris LM3S9B96 Microcontroller 20 章ユニバーサル シリアル バス (USB) コントローラ JAJU152 SPMS182D 翻訳版 (20 章 ) 最新の英語版 : http://www.ti.com/lit/gpn/lm3s9b96 この資料は Texas Instruments Incorporated(TI) が英文で記述した資料を 皆様のご理解の一助として頂くために日本テキサス
M5291P/FP データシート
お客様各位 カタログ等資料中の旧社名の扱いについて 2 年 4 月 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
LM2831 高周波数動作 1.5A 負荷 降圧型DC/DCレギュレータ
High Frequency 1.5A Load - Step-Down DC-DC Regulator Literature Number: JAJSAH7 1.5A DC/DC 5 SOT23 6 LLP PWM DC/DC DC/DC PCB 0.5 m BiCMOS 1.5A 130m PMOS 30ns 3V 5.5V 0.6V 550 khz 1.6MHz 3.0MHz 93% 30nA
OPA134/2134/4134('98.03)
OPA OPA OPA OPA OPA OPA OPA OPA OPA TM µ Ω ± ± ± ± + OPA OPA OPA Offset Trim Offset Trim Out A V+ Out A Out D In +In V+ Output In A +In A A B Out B In B In A +In A A D In D +In D V NC V +In B V+ V +In
1
I/O 750-337 750-338 Ver. 3.0.2 2008.07.17 Copyright 2007 by WAGO Kontakttechnik GmbH All rights reserved. Hansastraβe 27 D-32423 Minden +49 0 571/8 87-0 +49 0 571/8 87-1 69 info@wago.com Web http://www.wago.com
ADV7183B: マルチフォーマット SDTV ビデオ・デコーダ
ADV783B L-DNR CTI C-DNR A/D A/D A/D SCLK SDA ALSB ADV783B 6 HS 8 8 VS FIELD LLC LLC2 SFL CVBS S-VIDEO YPrPb 2 4997-- INTRQ SDA t 3 t 5 t 3 t 6 t SCLK t 2 t 7 t 4 t 8 4997--3 t 9 t t t 2 t 4 t 3 4997--4
推奨動作条件 項目 記号 条件 Min. Typ. Max. 単位 電源電圧 Vdd(A) Vdd(D) V I 2 Cバスプルアップ電圧 * 2 Vbus Rp=2.2 kω - Vdd(D) - V Highレベル入力電圧 Vih 0.7Vdd(D) - - V Lowレベル入力
間接 TOF (Time-of-Flight) 用 1 ch 測距フォト IC は 当社製の CMOS センサと信号処理回路を一体化した間接 TOF 方式用の測距デバイスです 本センサ は パルス変調した光が対象物で反射して戻るまでの時間に比例した信号を出力します その出力値から対象物までの距 離を計算できます 低電圧 (3.3 V) 駆動で I 2 C インターフェース /SPI に対応したタイプです
DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp)
1.5 Gbps 4x4 LVDS Crosspoint Switch Literature Number: JAJS984 1.5Gbps 4 4 LVDS 4 4 (LVDS) ( ) 4 4:1 4 1 MODE 4 42.5Gb/s LVDS 20010301 33020 23900 11800 ds200287 2007 12 Removed preliminary. Removed old
untitled
5522A 30 2 ( 5522A 5 10 ) tcal ±5 (tcal 5522A ) 7 5 12 Ω ±1 /... 2, 30... 5... IEEE-488(GPIB), RS-232... 0 50 (tcal)... 15 35... -20 70 ; 0 1.09999 A 1.1 A 2.99999 A 50 50 30 90 1 2... tcal +5 1 90 ( 1
LM358
LM358 2 DC LM358 5V DC 15V DC micro SMD (8 micro SMD) LM358 LM2904 LM258 LM158 20000801 19870224 33020 23900 11800 2002 3 ds007787 Converted to nat2000 DTD added avo -23 to the first page Edited for 2001
Application Note
Cypress ( ) FR Family 32-BIT MICROCONTROLLER MB91F313series HDMI-CEC Copyright 2008 FUJITSU MICROELECTRONICS LIMITED all rights reserved 1 2 ...1...2...3 1...4 2 MB91F313...5 3 MB91F313 HDMI-CEC...6 3.1
uPC2711TB,uPC2712TB DS
5 VIC Bipolar Analog Integrated Circuits µpc2711tb, µpc2712tbbsic 20122915 µpc2711tb, µpc2712tb µpc2711t, µpc2712t NESAT TM ft = 20 GHz IC fu = 2.9 GHz TYP.µPC2711TB fu = 2.6 GHz TYP.µPC2712TB GP = 13
DS90LV V or 5V LVDS Driver/Receiver (jp)
DS90LV019 DS90LV019 3.3V or 5V LVDS Driver/Receiver Literature Number: JAJS563 DS90LV019 LVDS 1 / DS90LV019 Low Voltage Differential Signaling (LVDS) 1 CMOS / DS90LV019 EIA-644 IEEE1596.3 (SCI LVDS) 2
TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016
![TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016](/thumbs/93/112128441.jpg "TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016")
No. IB028901 Nov. 2016 1. 11 TOS7200 2. 14 3. 19 4. 23 5. 39 6. 49 7. 51 TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA5-15 125 Vac/10 A [85-AA-0003] 1 2.5 m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A
1516-機器センサ_J.indb
機器用センサ Grid-EYE Grid-EYE Grid-EYE Grid-EYE Grid-EYE 着座検知 扉開閉 洗濯機の水位検知 電子レンジ PS-A 微圧タイプ 水位検知 Grid-EYE 温度計測 位置検知 熱 軸GF 赤外線アレイセンサ Grid-EYE 設計 仕様について予告なく変更する場合があります ご購入及びご使用前に当社の技術仕様書などをお求め願い それらに基づいて購入及び使用していただきますようお願いします
1
Ver.1.04 Reference Document For LCD Module Product No Documenet No 1B3GB02 SPC1B3GB02V104 Version Ver.1.04 REPRO ELECTRONICS CORPORATION Maruwa Building 2F,2-2-19 Sotokanda,Chiyoda-ku,Tokyo 1001-0021 Japan
AD5934 R I MCLK AVDD DVDD DAC R OUT VOUT SCL SDA Z(ω) AD5934 RFB LPF VDD/2 VIN AGND DGND 5325-1 SDA t 9 t 3 t 1 t 11 t 4 SCL t 4 t6 t 2 t 5 t 7 t 1 t 8 5325-2 NC 1 NC 2 NC 3 RFB 4 VIN 5 VOUT 6 NC 7
LMC6022 Low Power CMOS Dual Operational Amplifier (jp)
Low Power CMOS Dual Operational Amplifier Literature Number: JAJS754 CMOS CMOS (100k 5k ) 0.5mW CMOS CMOS LMC6024 100k 5k 120dB 2.5 V/ 40fA Low Power CMOS Dual Operational Amplifier 19910530 33020 23900
MAX7219 DS Rev4.J
9-4452; Rev 4; 7/3 MA729/MA722 μ μ μ μ PART TEMP RANGE PIN-PACKAGE MA729CNG MA729CWG MA729C/D C to +7 C C to +7 C C to +7 C 24 Narrow Plastic DIP 24 Wide SO Dice* MA729ENG -4 C to +5 C 24 Narrow Plastic
c 2009 i
I 2009 c 2009 i 0 1 0.0................................... 1 0.1.............................. 3 0.2.............................. 5 1 7 1.1................................. 7 1.2..............................
MSM514400E/EL
1 1,08,576-Word x -BiYNAMIC RAM : 2001 1 CMOS 1,08,576 2 CMOS 26/20 SOJ 26/20 TSOP L!"1,08,576!"5V 10%!" : TTL!" : TTL!" : 1,02 16ms 1,02 128ms L-!"!"CAS RAS RAS!"!" : 26/20 300mil SOJ (SOJ26/20-P-300-1.27)
AN8032
IC,,,, 1 IC,,,,, MOSFET, MOSFET,,, TH 2.5 V V REF 23.3±0.3 U.V.L.O. comp. 6.0±0.3 1/8 V 9 6 2.4±0.25 9 8 7 6 5 4 3 2 1 0.3 +0.1 0.05 3.3±0.25 0.5±0.1 2.54 1.5±0.25 1.5±0.25 SIP009-P-0000C V CC Unit : mm
AD8307: 低コスト、DC ～ 500 MHz、 92 dB LOG アンプ
AD87 VPS 7.5mA + INP.5kΩ INM AD87 µa /db ENB INT OUT.5kΩ OFS AD87 AD87 WARNING! ESD SENSITIVE DEVICE INM OFS OUT AD87 8 7 () 6 4 5 INP VPS ENB INT AD87 8 7 6 ma 5 4.....4.5.6.7 V ENB Volts.8.9. 8 6 4 8
uPC2745TB,uPC2746TB DS
Bipolar Analog Integrated Circuits 3 VIC µpc2745tb, µpc2746tb IC3 V1.8 V NESAT TM ft = 20 GHz IC VCC = 2.73.3 V VCC = 1.83.3 V µpc2745tbfu = 2.7 GHz TYP. @3 db µpc2746tbfu = 1.5 GHz TYP. @3 db µpc2745tbisl
sm1ck.eps
DATA SHEET DS0 0 ASSP, IC,,,,, (VS =. V.%) (VCC = 0. V ) (VR =. V.%) ( ) DIP, SIP, SOP, (DIP-P-M0) (SIP-P-M0) (FPT-P-M0) (FRONT VIEW) (TOP VIEW) C T C T V S V REF V CC V CC V REF V S (DIP-P-M0) (FPT-P-M0)
DS90LV011A 3V LVDS 1 回路入り高速差動出力ドライバ
3V LVDS Single High Speed Differential Driver Literature Number: JAJS962 Single High Speed Differential Driver 19961015 23685 ds200149 Input Voltage changed to 3.6V from 5V Updated DC and AC typs basic
uPC2745TB,uPC2746TB DS
Bipolar Analog Integrated Circuits 3 V IC µpc275tb, µpc27tb IC3 V V NESAT ft = 2 GHz IC VCC = 2.73.3 V VCC = 3.3 V µpc275tbfu = 2.7 GHz TYP. @3 db µpc27tbfu = 1.5 GHz TYP. @3 db µpc275tbisl = 38 db TYP.
MOS FET c /(17)
1 -- 7 1 2008 9 MOS FT 1-1 1-2 1-3 1-4 c 2011 1/(17) 1 -- 7 -- 1 1--1 2008 9 1 1 1 1(a) VVS: Voltage ontrolled Voltage Source v in µ µ µ 1 µ 1 vin 1 + - v in 2 2 1 1 (a) VVS( ) (b) S( ) i in i in 2 2 1