Timers_JP.fm

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Timers_JP.fm"

Transcription

1 khz Microchip Technology Inc. Advance Information DS39704A_JP-page 14-1

2 PIC24F 14.1 PIC24F / TMRx: 16 PRx: 16 TxCON: 16 (TxIE) (TxIF) (TxIP<2:0>) A B C DS39704A_JP-page 14-2 Advance Information 2007 Microchip Technology Inc.

3 PIC24F A B C 3 : A 1 A PIC24F A A 32kHz A : PIC24F RTCC HW RTCC 14-1: A ( 1) SOSCO/ T1CK 1x TON TCKPS1:TCKPS SOSCEN 01 1, 8, 64, 256 SOSCI TGATE TCY 00 TGATE TCS T1IF 1 0 Q Q D CK TMR1 0 1 TSYNC PR1 1: Microchip Technology Inc. Advance Information DS39704A_JP-page 14-3

4 PIC24F B 2 4 PIC24F B B B C 32 B TxCON 32 T32 B B : B TCKPS1:TCKPS0 TxCK 1x TON , 8, 64, 256 TGATE 00 TxIF 1 0 Q Q D CK TCY TCS TGATE TMR2 (TMR4) PR2 (PR4) DS39704A_JP-page 14-4 Advance Information 2007 Microchip Technology Inc.

5 C PIC24F 3 5 C C C B 32 1 C A/D C : C TCKPS1:TCKPS0 TxCK (1) 1x TON , 8, 64, 256 TGATE 00 TCY TCS TxIF 1 0 TMR3 (TMR5) Q Q D CK TGATE 14 ADC * PR3 (PR5) * ADC 4/5 1: PIC24 TxCK I/O 32 (FOSC/2) 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-5

6 PIC24F : TxCON: A R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON TSIDL 15 8 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0 TGATE TCKPS<1:0> TSYNC TCS 7 0 : R = W = U = 0 -n = POR 1 = 0 = x = TON: x 1 = 0 = 0 TSIDL: 1 = 0 = 0 TGATE x When TCS = 1: When TCS = 0: 1 = 0 = TCKPS<1:0>: x 11 = 1: = 1:64 01 = 1:8 00 = 1:1 0 TSYNC: x When TCS = 1: 1 = 0 = When TCS = 0: 0 x TCS=0 TCS: x 1 = TxCK 0 = (FOSC/2) 0 DS39704A_JP-page 14-6 Advance Information 2007 Microchip Technology Inc.

7 : TxCON: B R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON TSIDL 15 8 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0 TGATE TCKPS<1:0> T32 TCS 7 0 : R = W = U = 0 -n = POR 1 = 0 = x = TON: x T32 = 1 (32 ) 1 = 32 TMRx TMRy 0 = 32 TMRx TMRy T32 = 0 (16 ) 1 = 16 0 = 16 0 TSIDL: 1 = 0 = 0 TGATE: x TCS = 1 TCS = 0 1 = 0 = TCKPS<1:0>: x 11 = 1: = 1:64 01 = 1:8 00 = 1:1 T32: 32 x 1 = TMRx TMRy 32 0 = TMRx TMRy 16 0 TCS: x 1 = TxCK 0 = (FOSC/2) Microchip Technology Inc. Advance Information DS39704A_JP-page 14-7

8 PIC24F 14-3: TyCON: C R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON(1) TSIDL 15 8 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 TGATE(1) TCKPS<1:0> TCS 7 0 : R = W = U = 0 -n = POR 1 = 0 = x = 15 TON: y (1) = 16 y 0 = 16 y 0 TSIDL: 1 = 0 = TGATE: y (1) TCS = 1 TCS = 0 1 = 0 = TCKPS<1:0>: y 11 = 1: = 1:64 01 = 1:8 00 = 1:1 0 TCS: y 1 = TxCK 0 = (FOSC/2) 0 1: 32 (T2CON<3> = 1) y T2CON DS39704A_JP-page 14-8 Advance Information 2007 Microchip Technology Inc.

9 ( A C ) TCS (TxCON<1>): TSYNC (TxCON<2>): ( A ) TGATE (TxCON<6>): TON (TxCON <15>) : A C (FOSC/2) 1:1 1 TCS (TxCON<1>) TSYNC (TxCON<2>) 14-1: /* The following code example will enable Timer1 interrupts, load the Timer1 Period register and start Timer1. */ When a Timer1 period match interrupt occurs, the interrupt service routine must clear the Timer1 interrupt status flag in software. T1CON = 0x00; TMR1 = 0x00; PR1 = 0xFFFF; IPC0bits.T1IP = 0x01; IFS0bits.T1IF = 0; IEC0bits.T1IE = 1; T1CONbits.TON = 1; //Stops the Timer1 and reset control reg. //Clear contents of the timer register //Load the Period register with the value 0xFFFF //Setup Timer1 interrupt for desired priority level // (This example assigns level 1 priority) //Clear the Timer1 interrupt status flag //Enable Timer1 interrupts //Start Timer1 with prescaler settings at 1:1 and //clock source set to the internal instruction cycle /* Example code for Timer1 ISR*/ void attribute (( interrupt, shadow )) _T1Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T1IF = 0; //Reset Timer1 interrupt flag and Return from ISR 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-9

10 PIC24F TCS (TxCON<1>) TxCK A TSYNC (TxCON<2>) B C TCY High Low 1 2 : High Low 14-2: 16 /* The following code example will enable Timer1 interrupts, load the Timer1 Period register and start Timer1 using an external clock and a 1:8 prescaler setting. */ When a Timer1 period match interrupt occurs, the interrupt service routine must clear the Timer1 interrupt status flag in software. T1CON = 0x00; TMR1 = 0x00; PR1 = 0x8CFF; IPC0bits.T1IP = 0x01; IFS0bits.T1IF = 0; IEC0bits.T1IE = 1; T1CON = 0x8016; //Stops the Timer1 and reset control reg. //Clear contents of the timer register //Load the Period register with the value 0x8CFF //Setup Timer1 interrupt for desired priority level // (this example assigns level 1 priority) //Clear the Timer1 interrupt status flag //Enable Timer1 interrupts //Start Timer1 with prescaler settings at 1:8 and //clock source set to the external clock in the //synchronous mode /* Example code for Timer1 ISR*/ void attribute (( interrupt, shadow )) _T1Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T1IF = 0; //Reset Timer1 interrupt flag and Return from ISR DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

11 A A TxCK TSYNC (TxCON<2>) 32kHz 1: A 2: x High Low 14-3: 16 /* The following code example will enable Timer1 interrupts, load the Timer1 Period register and start Timer1 using an asynchronous external clock and a 1:8 prescaler setting. */ When a Timer1 period match interrupt occurs, the interrupt service routine must clear the Timer1 interrupt status flag in software. T1CON = 0x00; TMR1 = 0x00; PR1 = 0x8CFF; IPC0bits.T1IP = 0x01; IFS0bits.T1IF = 0; IEC0bits.T1IE = 1; T1CON = 0x8012; //Stops the Timer1 and reset control reg. //Clear contents of the timer register //Load the Period register with the value 0x8CFF //Setup Timer1 interrupt for desired priority level // (this example assigns level 1 priority) //Clear the Timer1 interrupt status flag //Enable Timer1 interrupts //Start Timer1 with prescaler settings at 1:8 and //clock source set to the external clock in the //asynchronous mode 14 /* Example code for Timer1 ISR*/ void attribute (( interrupt, shadow )) _T1Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T1IF = 0; //Reset Timer1 interrupt flag and Return from ISR 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-11

12 PIC24F A B ( ) High Low A B 1:1 High Low A High Low I/O TxCK High TxCK High TxCK Low High Low TxIF TxCK 1 2 TGATE (TxCON<6>) TON (TxCON<15>) = 1 TCS (TxCON<1>) = 0 TxCK TxCK High TxIF : CPU 1:1 1: DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

13 : 1 (TCY) TMRx TxCK pin TxIF TxIF 14-4: 16 /* The following code example will enable Timer2 interrupts, load the Timer2 Period register and start Timer2 using an internal clock and an external gate signal. On the falling edge of the gate signal a Timer2 interrupt occurs. The interrupt service routine must clear the Timer2 interrupt status flag in software. */ T2CON = 0x00; //Stops the Timer2 and reset control reg. TMR2 = 0x00; //Clear contents of the timer register PR2 = 0xFFFF; //Load the Period register with the value 0xFFFF IPC1bits.T2IP = 0x01; //Setup Timer2 interrupt for desired priority level // (this example assigns level 1 priority) IFS0bits.T2IF = 0; //Clear the Timer2 interrupt status flag IEC0bits.T2IE = 1; //Enable Timer2 interrupts T2CONbits.TGATE = 1; //Set up Timer2 for operation in Gated //Time Accumulation mode T2CONbits.TON = 1; //Start Timer2 void attribute (( interrupt, shadow )) _T2Interrupt(void) { /* Interrupt Service Routine code goes here */ 14 } IFS0bits.T2IF = 0; //Reset Timer2 interrupt flag and Return from ISR 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-13

14 PIC24F (FOSC/2 ) 1:1 1:8 1:64 1:256 TCKPS<1:0> (TxCON<5:4>) TMRx TON (TxCON<15>) 0 : TMRx TxCON 16 TxIF TxIF TxIE (TxIP<2:0>) 8 : PRx 0x : 1 (TCY) TMR2 47FD 47FE 47FF TMR2 PR TxIF DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

15 SFR (8 ) (16 ) SFR (16 ) xFF 0x00 0xFF TMRx ( ) TMRx SFR (16 ) ( 0 ) TMRx khz A (RTC) 32 khz OSCCON SOSCEN 32 khz SOSCO/SOSCI Microchip Technology Inc. Advance Information DS39704A_JP-page 14-15

16 PIC24F B C 16 C (msw) B (lsw) 32 B 32 C TxCON 32 C B 32 : B C C 3 B 2 TON (T2CON<15>) = 1 T32 (T2CON<3>) = 1 TCKPS<1:0> (T2CON<5:4>) 2( B ) TMR3 TMR2 32 TMR3( C ) 32 TMR2( B ) PR3 PR2 TMR3:TMR2 32 T3IE (IEC0<8>) 32 T3IF (IFS0<8>) T3IP<2:0> (IPC2<2:0>) 32 T3CON<15:0> : 32 DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

17 : B/ C (32 ) TCKPS1:TCKPS0 T2CK (T4CK) 1x TON , 8, 64, 256 TCY 00 TGATE TGATE TCS T3IF (T5IF) 1 0 Q Q D CK PR3 (PR5) PR2 (PR4) ADC * MSB LSB 16 TMR3 (TMR5) TMR2 (TMR4) 14 TMR2 (TMR4) TMR2 (TMR4) 16 TMR3HLD (TMR5HLD) 16 <15:0> * ADC 4/5 : 32 / 32 T32 T2CON T4CON 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-17

18 PIC24F B 3 C 32 T2CON ( B ) T T3CON T2CON 2 32 T3IF 2 32 lsw 3 msw TMR3 TMR2 ( ) 32 PR2 PR3 32 PR3:PR2 0xFFFFFFFF : 32 /* The following code example will enable Timer3 interrupts, load the Timer3:Timer2 Period Register and start the 32-bit timer module consisting of Timer3 and Timer2. */ When a 32-bit period match interrupt occurs, the user must clear the Timer3 interrupt status flag in software. T2CON = 0x00; T3CON = 0x00; TMR3 = 0x00; TMR2 = 0x00; PR3 = 0xFFFF; PR2 = 0xFFFF; //Stops any 16/32-bit Timer2 operation //Stops any 16-bit Timer3 operation //Clear contents of the timer3 register //Clear contents of the timer2 register //Load the Period register3 with the value 0xFFFF //Load the Period register2 with the value 0xFFFF IPC2bits.T3IP = 0x01; IFS0bits.T3IF = 0; IEC0bits.T3IE = 1; T2CONbits.T32 = 1; T2CONbits.TON = 1; //Setup Timer3 interrupt for desired priority level //(this example assigns level 1 priority) //Clear the Timer3 interrupt status flag //Enable Timer3 interrupts //Enable 32-bit Timer operation //Start 32-bit timer with prescaler //settings at 1:1 and clock source set to //the internal instruction cycle void attribute (( interrupt, shadow )) _T3Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T3IF = 0; //Reset Timer1 interrupt flag and Return from ISR DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

19 B 3 C 14-6: 32 /* The following code example will enable Timer2 interrupts, load the Timer3:Timer2 Period register and start the 32-bit timer module consisting of Timer3 and Timer2. */ When a 32-bit period match interrupt occurs, the user must clear the Timer3 interrupt status flag in the software. T2CON = 0x00; T3CON = 0x00; TMR3 = 0x00; TMR2 = 0x00; PR3 = 0xFFFF; PR2 = 0xFFFF; //Stops any 16/32-bit Timer2 operation //Stops any 16-bit Timer3 operation //Clear contents of the timer3 register //Clear contents of the timer2 register //Load the Period register3 with the value 0xFFFF //Load the Period register2 with the value 0xFFFF IPC2bits.T3IP = 0x01; IFS0bits.T3IF = 0; IEC0bits.T3IE = 1; T2CON = 0x801A; //Setup Timer3 interrupt for desired priority level //(this example assigns level 1 priority) //Clear the Timer3 interrupt status flag //Enable Timer3 interrupts //Enable 32-bit Timer operation and start //32-bit timer with prescaler settings at 1:8 //and clock source set to external clock 14 void attribute (( interrupt, shadow )) _T3Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T3IF = 0; //Reset Timer1 interrupt flag and Return from ISR 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-19

20 PIC24F B C B 3 C 14-7: 32 /* The following code example will enable Timer2 interrupts, load the Timer3:Timer2 Period register and start the 32-bit timer module consisting of Timer3 and Timer2. When a 32-bit period match occurs the timer will simply roll over and continue counting. */ However, when at the falling edge of the Gate signal on T2CK an interrupt is generated, if enabled. The user must clear the Timer3 interrupt status flag in the software. T2CON = 0x00; T3CON = 0x00; TMR3 = 0x00; TMR2 = 0x00; PR3 = 0xFFFF; PR2 = 0xFFFF; IPC2bits.T3IP = 0x01; IFS0bits.T3IF = 0; IEC0bits.T3IE = 1; T2CON = 0x8048; //Stops any 16/32-bit Timer2 operation //Stops any 16-bit Timer3 operation //Clear contents of the timer3 register //Clear contents of the timer2 register //Load the Period register3 with the value 0xFFFF //Load the Period register2 with the value 0xFFFF //Setup Timer3 interrupt for desired priority level //(this example assigns level 1 priority) //Clear the Timer3 interrupt status flag //Enable Timer3 interrupts //Enable 32-bit Timer operation and //Start 32-bit timer in gated time accumulation mode. void attribute (( interrupt, shadow )) _T3Interrupt(void) { /* Interrupt Service Routine code goes here */ } IFS0bits.T3IF = 0; //Reset Timer1 interrupt flag and Return from ISR DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

21 lsw msw 32 ( 14-6 ) C TMRxHLD TMRxHLD 32 TMR3:TMR2 32 TMR2 lsw lsw TMR3 TMR3HLD TMR3HLD msw : 32 /* The following code segment reads the 32-bit timer formed by the Timer3-Timer2 pair into the registers W1(MS Word) and W0(LS Word). */ unsigned int temp_lsb; unsigned int temp_msb; temp_lsb = TMR2; temp_msb = TMR3HLD; //Transfer the LSW into temp_lsb //Transfer the MSW from the holding register to into //temp_msb TMR3:TMR2 TMR3HLD msw TMR2 lsw TMR3HLD TMR (FOSC/2) A A A 1 TON (TxCON<15>) = 1 1 TCS (TxCON<1>) = 1 TSYNC (TxCON<2>) 0 ( ) : 1 1 TxIF CPU TSIDL (TxCON<13>) TSIDL = 0 TSIDL = CPU Microchip Technology Inc. Advance Information DS39704A_JP-page 14-21

22 PIC24F , A/D 1 C A/D A/D T32 = 0 16 (TMRx) 16 (PRx) A/D T32 = 1 32 (TMRx:TMRy) 32 (PRx:PRy) A/D A/D A/D PRx TMRx 1 1: I/O I/O (PMD1 TxMD ) TxMD DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

23 Microchip Technology Inc. Advance Information DS39704A_JP-page : PIC24F 14-1 SFR Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 PMD1 T5MD T4MD T3MD T2MD T1MD I2C1MD U2MD U1MD SPI2MD SPI1MD ADCMD 0000 TMR1 xxxx PR1 FFFF T1CON TON TSIDL TGATE TCKPS1 TCKPS0 TSYNC TCS 0000 TMR2 xxxx TMR3HLD ( ) xxxx TMR3 xxxx PR2 FFFF PR3 3 FFFF T2CON TON TSIDL TGATE TCKPS1 TCKPS0 T32 TCS 0000 T3CON TON TSIDL TGATE TCKPS1 TCKPS0 TCS 0000 TMR4 xxxx TMR5HLD ( ) xxxx TMR5 xxxx PR4 FFFF PR5 FFFF T4CON TON TSIDL TGATE TCKPS1 TCKPS0 T32 TCS 0000 T5CON TON TSIDL TGATE TCKPS1 TCKPS0 TCS 0000 IFS0 AD1IF U1TXIF U1RXIF SPI1IF SPF1IF T3IF T2IF OC2IF IC2IF T1IF OC1IF IC1IF INT01F 0000 IFS1 U2TXIF U2RXIF INT2IF T5IF T4IF OC4IF OC3IF INT1IF CNIF CMIF M2C1IF SI2C1IF 0000 IEC0 AD1IE U1TXIE U1RXIE SPI1IE SPF1IE T3IE T2IE OC2IE IC2IE T1IE OC1IE IC1IE INT01E 0000 IEC1 U2TXIE U2RXIE INT2IE T5IE T4IE OC4IE OC3IE INT1IE CNIE CMIE M2C1IE SI2C1IE 0000 IPC0 T1IP2 T1IP1 T1IP0 OC1IP2 OC1IP1 OC1IP0 IC1IP2 IC1IP1 IC1IP0 INT0IP2 INT0IP1 INT0IP IPC1 T2IP2 T2IP1 T2IP0 OC2IP2 OC2IP1 OC2IP0 IC2IP2 IC2IP1 IC2IP IPC2 U1RXIP2 U1RXIP1 U1RXIP0 SPI1IP2 SPI1IP1 SPI1IP0 SPF1IP2 SPF1IP1 SPF1IP0 T3IP2 T3IP1 T3IP IPC6 T4IP2 T4IP1 T4IP0 OC4IP2 OC4IP1 OC4IP0 OC3IP2 OC3IP1 OC3IP IPC7 U2TXIP2 U2TXIP1 U2TXIP0 U2RXIP2 U2RXIP1 U2RXIP0 INT2IP2 INT2IP1 INT2IP0 T5IP2 T5IP1 T5IP : 14

24 PIC24F PIC24F # AN580 : PIC24F (www.microchip.com) DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

25 A ( ) 2007 Microchip Technology Inc. Advance Information DS39704A_JP-page 14-25

26 PIC24F : DS39704A_JP-page Advance Information 2007 Microchip Technology Inc.

Section 41. Interrupts (Part IV)

Section 41. Interrupts (Part IV) ハイライト 第 41 章割り込み ( パート IV) 本章では次のトピックについて説明します ご注意 : この日本語版ドキュメントは 参考資料としてご使用の上 最新情報につきましては 必ず英語版オリジナルをご参照いただきますようお願いします 41 割り込み ( パート IV) 41.1 はじめに...41-2 41.2 ノンマスカブルトラップ...41-7 41.3 割り込み処理タイミング...41-12

More information

dsPIC33F/PIC24H

dsPIC33F/PIC24H 注意 : この日本語版文書は参考資料としてご利用ください 最新情報は必ずオリジナルの英語版をご参照願います セクション 53. 割り込み ( パート VI) ハイライト 本セクションには以下の主要項目を記載しています 53.1 はじめに... 53-2 53.2 ノンマスカブルトラップ... 53-8 53.3 割り込み処理タイミング... 53-13 53.4 割り込み制御 / ステータスレジスタ...

More information

Section 16. Output Compare

Section 16. Output Compare 注 意 : この 日 本 語 版 文 書 は 参 考 資 料 としてご 利 用 ください 最 新 情 報 は 必 ずオリジ ナルの 英 語 版 をご 参 照 願 います セクション. 出 力 コンペア 出 力 コンペア ハイライト 本 セクションには 以 下 の 主 要 項 目 を 記 載 しています.1 はじめに...-2.2 出 力 コンペアレジスタ...-3.3 動 作...-6.4 割 り

More information

dsPIC33F FRM - Section 47. Interrupts (Part V)

dsPIC33F FRM - Section 47. Interrupts (Part V) 注意 : この日本語版文書は参考資料としてご利用ください 最新情報は必ずオリジナルの英語版をご参照願います セクション 47. 割り込み ( パート V) ハイライト 本セクションには以下の主要項目を記載しています 47 47.1 はじめに... 47-2 47.2 ノンマスカブルトラップ... 47-7 47.3 割り込み処理タイミング... 47-12 47.4 割り込み制御 / ステータスレジスタ...

More information

1 142

1 142 7 1 2 3 4 5 6 7 8 1 142 PhoenixBIOS Setup Utility MainSystem DevicesSecurityPowerOthersBootExit System Time: [XX:XX:XX] Item Specific Help System Date: [XX/XX/XXXX] Floppy Drive: 1.44MB, 3 1 / 2" Hard

More information

1 122

1 122 6 1 2 3 4 5 6 1 122 PhoenixBIOS Setup Utility MainAdvancedSecurityPowerExit MainSystem DevicesSecurityBootExit System Time: [XX:XX:XX] [XX:XX:XX] System Date: [XX/XX/XX] [XX/XX/XXXX] Item Specific Help

More information

スライド 1

スライド 1 RX62N 周辺機能紹介 TMR 8 ビットタイマ ルネサスエレクトロニクス株式会社ルネサス半導体トレーニングセンター 2013/08/02 Rev. 1.00 00000-A コンテンツ TMR の概要 プログラムサンプル (1) パルス出力機能 (8 ビットモード ) プログラムサンプル (2) インターバルタイマ機能 (16 ビット コンペアマッチカウントモード ) プログラムサンプルのカスタマイズ

More information

Microsoft PowerPoint - dsp12_2006.ppt

Microsoft PowerPoint - dsp12_2006.ppt 第 12 回 信 号 処 理 演 習 割 り 込 み 処 理 プログラミング 教 官 : 小 澤 助 教 授 渡 邉 ( 非 常 勤 講 師 ) 2007/01/25 本 日 の 予 定 ポーリングと 割 り 込 み 割 り 込 み 処 理 の 仕 組 み 割 り 込 み 処 理 による アナログループバックの 作 成 ボイスチェンジャーの 作 成 2 ポーリング (Polling) 目 的 ある

More information

Z7000操作編_本文.indb

Z7000操作編_本文.indb 2 8 17 37Z700042Z7000 46Z7000 28 42 52 61 72 87 2 3 12 13 6 7 3 4 11 21 34 61 8 17 4 11 4 53 12 12 10 75 18 12 42 42 13 30 42 42 42 42 10 62 66 44 55 14 25 9 62 65 23 72 23 19 24 42 8 26 8 9 9 4 11 18

More information

A Responsive Processor for Parallel/Distributed Real-time Processing

A Responsive Processor for Parallel/Distributed Real-time Processing E-mail: yamasaki@{ics.keio.ac.jp, etl.go.jp} http://www.ny.ics.keio.ac.jp etc. CPU) I/O I/O or Home Automation, Factory Automation, (SPARC) (SDRAM I/F, DMAC, PCI, USB, Timers/Counters, SIO, PIO, )

More information

untitled

untitled 1050259 16 2 22 1 1 DC DC 2 20 TRIZ PIC PIC MPLAB IDE PIC16F84A PIC16F876 DC 3 20 20 PIC 4 16*32 24*72 ( 1-1) 5 ON,OFF 1-2 & 10ms 6 7 2-1 8 2 PWM Microchip Technology PIC 9 1 H PIC 10 PID 90g PWM P I PWM

More information

10ビットPWM機能によるデューティパルス出力

10ビットPWM機能によるデューティパルス出力 お 客 様 各 位 カタログ 等 資 料 中 の 旧 社 名 の 扱 いについて 2010 年 4 月 1 日 を 以 ってNECエレクトロニクス 株 式 会 社 及 び 株 式 会 社 ルネサステクノロジ が 合 併 し 両 社 の 全 ての 事 業 が 当 社 に 承 継 されております 従 いまして 本 資 料 中 には 旧 社 名 での 表 記 が 残 っておりますが 当 社 の 資 料 として

More information

2 3 12 13 6 7

2 3 12 13 6 7 2 8 17 42ZH700046ZH700052ZH7000 28 43 54 63 74 89 2 3 12 13 6 7 3 4 11 21 34 63 65 8 17 4 11 4 55 12 12 10 77 56 12 43 43 13 30 43 43 43 43 10 45 14 25 9 23 74 23 19 24 43 8 26 8 9 9 4 8 30 42 82 18 43

More information

2007-Kanai-paper.dvi

2007-Kanai-paper.dvi 19 Estimation of Sound Source Zone using The Arrival Time Interval 1080351 2008 3 7 S/N 2 2 2 i Abstract Estimation of Sound Source Zone using The Arrival Time Interval Koichiro Kanai The microphone array

More information

POE.dvi

POE.dvi PoE... 2 PoE... 2... 2... 3... 3... 5... 5 DISABLE POE PORT... 6 ENABLE POE PORT... 8 SET POE DETECT.... 10 SETPOEPORT... 11 SET POE THRESHOLD... 13 SHOW POE... 14 SHOW POE PORT... 17 PoE CentreCOM FS900M

More information

MCPC BT Watch Technical Reference

MCPC BT Watch Technical Reference 1 2 3 4 5 6 7 8 9 10 11 12 13 optional condition user action message to user Procedure initiate by Procedure initiate by signal sent by signal sent by optional procedure optional signal Cellular Phone

More information

H8000操作編

H8000操作編 8 26 35 32H800037H800042H8000 49 55 60 72 2 3 4 48 7 72 32 28 7 8 9 5 7 9 22 43 20 8 8 8 8 73 8 13 7 7 7 55 10 49 49 13 37 49 49 49 49 49 49 12 50 11 76 8 24 26 24 24 6 1 2 3 18 42 72 72 20 26 32 80 34

More information

MIDI_IO.book

MIDI_IO.book MIDI I/O t Copyright This guide is copyrighted 2002 by Digidesign, a division of Avid Technology, Inc. (hereafter Digidesign ), with all rights reserved. Under copyright laws, this guide may not be duplicated

More information

1 割 込 み 要 因 とベクターの 確 認 1.1 割 り 込 みベクター 割 込 みを 間 違 えていて ISR が 未 登 録 だと CCS の version によって 暴 走 するか 無 限 ループすることになります ( 後 述 ) そのリスクを 回 避 するために data-sheet

1 割 込 み 要 因 とベクターの 確 認 1.1 割 り 込 みベクター 割 込 みを 間 違 えていて ISR が 未 登 録 だと CCS の version によって 暴 走 するか 無 限 ループすることになります ( 後 述 ) そのリスクを 回 避 するために data-sheet MSP430 ISR 開 発 のノウハウとトラブル 防 止 [ msp430info, ISR and driver, trouble ] 2014.6.3 PIC 山 内 一 男 ペリフェラルの ISR を 開 発 するときの ノウハウとトラブル 防 止 の 留 意 事 項 について 解 説 いたします MSP430 のシリーズが 増 えて シリーズごとにペリフェラルのレジスタ 内 容 や 割 込

More information

2 3 12 13 6 7

2 3 12 13 6 7 02 08 22AV55026AV550 17 25 32 22AV550 26AV550 39 50 2 3 12 13 6 7 3 4 11 8 8 9 9 8 9 23 8 9 17 4 11 4 33 12 12 11 24 18 12 10 21 39 21 4 18 18 45 45 11 5 6 7 76 39 32 12 14 18 8 1 2 32 55 1 2 32 12 54

More information

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル

DL1720/DL1740ディジタルオシロスコープユーザーズマニュアル DL1720/DL1740 IM 701710-01 http://www.yokogawa.co.jp/measurement/ 0120-137046 tmi-cs@csv.yokogawa.co.jp FAX 0422-52-6624 Disk No. DL30 2nd Edition : July 2001 (YK) All Rights Reserved, Copyright 2001 Yokogawa

More information

Cleaner XL 1.5 クイックインストールガイド

Cleaner XL 1.5 クイックインストールガイド Autodesk Cleaner XL 1.5 Contents Cleaner XL 1.5 2 1. Cleaner XL 3 2. Cleaner XL 9 3. Cleaner XL 12 4. Cleaner XL 16 5. 32 2 1. Cleaner XL 1. Cleaner XL Cleaner XL Administrators Cleaner XL Windows Media

More information

TM-m30 詳細取扱説明書

TM-m30 詳細取扱説明書 M00094101 Rev. B Seiko Epson Corporation 2015-2016. All rights reserved. 2 3 4 5 6 7 8 Bluetooth 9 Bluetooth 10 1 11 Bluetooth 12 1 13 1 2 6 5 4 3 7 14 1 1 2 3 4 5 15 16 ONF 1 N O O N O N N N O F N N F

More information

untitled

untitled PoE... 2 PoE... 2... 2... 3... 3... 4... 4... 6... 6 DISABLE POE PORT... 7 ENABLE POE PORT... 9 SET POE DETECT.... 11 SET POE GUARDBAND... 12 SET POE MANAGEMENT...... 13 SETPOEPORT... 14 SET POE THRESHOLD...

More information

1 138

1 138 5 1 2 3 4 5 6 7 8 1 138 BIOS Setup Utility MainAdvancedSecurityPowerExit Setup Warning Item Specific Help Setting items on this menu to incorrect values may cause your system to malfunction. Select 'Yes'

More information

HPB16_表1-表4.ai

HPB16_表1-表4.ai 03-5324-762406-6886-9300 03-5324-760806-6886-8218 03-5324-760606-6886-5035 http://just-hpb.jp/ Contents 4988637153787 4988637153794 4988637153930 4988637153947 41 4988637153800 4988637153848 4988637153954

More information

2

2 8 24 32C800037C800042C8000 32 40 45 54 2 3 24 40 10 11 54 4 7 54 30 26 7 9 8 5 6 7 9 8 18 7 7 7 40 10 13 12 24 22 22 8 55 8 8 8 8 1 2 3 18 11 54 54 19 24 30 69 31 40 57 23 23 22 23 22 57 8 9 30 12 12 56

More information

2

2 8 23 26A800032A8000 31 37 42 51 2 3 23 37 10 11 51 4 26 7 28 7 8 7 9 8 5 6 7 9 8 17 7 7 7 37 10 13 12 23 21 21 8 53 8 8 8 8 1 2 3 17 11 51 51 18 23 29 69 30 39 22 22 22 22 21 56 8 9 12 53 12 56 43 35 27

More information

2

2 8 22 19A800022A8000 30 37 42 49 2 3 22 37 10 11 49 4 24 27 7 49 7 8 7 9 8 5 6 7 9 8 16 7 7 7 37 10 11 20 22 20 20 8 51 8 8 9 17 1 2 3 16 11 49 49 17 22 28 48 29 33 21 21 21 21 20 8 10 9 28 9 53 37 36 25

More information

ZV500操作編_本文.indb

ZV500操作編_本文.indb 2 8 17 37ZV50042ZV500 28 42 52 61 72 87 2 3 12 13 6 7 3 4 11 21 34 61 8 17 4 11 4 53 12 12 10 75 18 12 42 42 13 30 42 42 42 42 10 44 55 14 25 9 62 65 23 72 23 19 24 42 8 26 8 9 9 4 11 10 18 41 80 5 6 7

More information

プロセッサ・アーキテクチャ

プロセッサ・アーキテクチャ 2. NII51002-8.0.0 Nios II Nios II Nios II 2-3 2-4 2-4 2-6 2-7 2-9 I/O 2-18 JTAG Nios II ISA ISA Nios II Nios II Nios II 2 1 Nios II Altera Corporation 2 1 2 1. Nios II Nios II Processor Core JTAG interface

More information

AT-TQ2403 ユーザーマニュアル

AT-TQ2403 ユーザーマニュアル 613-001037 Rev.C 090717 AT-TQ2403 AT-TQ2403 6 7 8 9 10 11 12 1 14 15 16 17 18 19 20 21 22 2 24 25 26 27 28 29 30 4.8mm 31 32 5VDC RESET LAN 10BASE-T/100BASE-TX (AUTO MDI/MDI-X) PoE-IN 33 5VDC RESET

More information

32C2100操作編ブック.indb

32C2100操作編ブック.indb 02 08 32C2100 18 24 31 37 2 3 12 13 6 7 68 67 41 42 33 34 3 4 11 8 18 4 11 4 22 13 23 11 23 12 13 14 15 10 18 19 20 20 10 9 20 18 23 22 8 8 22 9 9 4 30 10 10 11 5 13 13 16 15 26 24 37 40 39 6 7 8 1 2 29

More information

デザインパフォーマンス向上のためのHDLコーディング法

デザインパフォーマンス向上のためのHDLコーディング法 WP231 (1.1) 2006 1 6 HDL FPGA TL TL 100MHz 400MHz HDL FPGA FPGA 2005 2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx,

More information

02 08 32C700037C700042C7000 17 25 32 39 50 2 3 12 13 6 7 3 4 11 8 8 9 9 8 9 23 8 9 17 4 11 4 33 12 12 11 24 18 12 10 21 39 21 4 11 18 45 5 6 7 76 39 32 12 14 18 8 1 2 31 55 1 2 31 12 54 54 9 1 2 1 2 10

More information

2

2 Japan Registry Service 2 Japan Registry Service 4 SIP GW 5 6 . com jp arpa 8 e164 4 1 4 7 (root) com jp arpa example ne co in-addr e164 www jprs 1.8 www sip 3 1.7.5.2.7.9.2.5 8 9 as of Feb.20, 2004 10

More information

生研ニュースNo.132

生研ニュースNo.132 No.132 2011.10 REPORTS TOPICS Last year, the Public Relations Committee, General Affairs Section and Professor Tomoki Machida created the IIS introduction video in Japanese. As per the request from Director

More information

323742RH500操作編.indb

323742RH500操作編.indb 02 08 18 32RH50037RH50042RH500 28 43 49 60 56 69 2 3 12 13 6 7 3 4 11 22 34 20 9 9 8 8 30 43 43 43 30 43 XX 45 15 50 12 12 11 27 40 12 43 43 13 8 4 11 27 4 26 56 24 24 9 24 17 26 4 10 10 XX 19 42 64 30

More information

32_42H3000操作編ブック.indb

32_42H3000操作編ブック.indb 02 08 32H300037H300042H3000 19 28 40 50 60 2 3 12 13 6 7 3 4 11 44 32 46 9 9 8 8 10 29 42 19 42 42 42 22 20 41 13 16 13 11 52 12 13 42 42 14 47 8 4 11 27 26 4 42 24 26 10 9 19 26 4 11 10 44 29 42 42 13

More information

untitled

untitled Corporate Development Division Semiconductor Company Matsushita Electric Industrial Co.,Ltd. http://www.panasonic.co.jp/semicon/ DebugFactory Builder for MN101C PanaX IDE IBM PC/AT CPU Intel Pentium 450MHz

More information

L3 Japanese (90570) 2008

L3 Japanese (90570) 2008 90570-CDT-08-L3Japanese page 1 of 15 NCEA LEVEL 3: Japanese CD TRANSCRIPT 2008 90570: Listen to and understand complex spoken Japanese in less familiar contexts New Zealand Qualifications Authority: NCEA

More information

untitled

untitled PS2 Scan CodeASCII PS2 Scan Code ASCII PS2 ASCII Pin IC TTL C 1byte ASCII 2byte(FunctionKey ) Shift,Ctrl,Alt,CapsLock,NumLock Function Key Pin Vcc(V) GND N.C PIC12F629 Or PS2 Clock PIC12F675 Out Put Enable

More information

スライド 1

スライド 1 9. 割り込みを学ぼう 9.1 外部からの割り込み (SW1 を押すことにより割り込みをかける方法 ) 9.2 タイマ 0 による割り込み ( 処理タイミングの管理方法 : 一定時間毎に LED1, 2, 3 を点滅させる方法 ) 回路製作の詳細は第 0 章を参照してください. 1 9.1 外部からの割り込み (SW1 を押すことにより割り込みをかける方法 ) ;Interrupt test program

More information

5V 2.4 DSOF 4 1 1-1 1-2 5V 1-3 SET RESET 5V 5V 1-4 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 1 2 3 4 5 2 2-1 SET RESET 5V 5V 2-2 1 2 3 5V 5V 1 2 3 4 2-3 2-4

More information

SET 5V RESET 1 1-1 SET SET SET SET SET SET 1-2 SET 1-3 SET SET 5V RESE SET AP MODE RT 5V 1-4 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 1 2 3 4 5 6 1 2 3 4 5

More information

1

1 PalmGauss SC PGSC-5G Instruction Manual PalmGauss SC PGSC-5G Version 1.01 PalmGauss SC PGSC5G 1.... 3 2.... 3 3.... 3 3.1... 3 3.2... 3 3.3 PalmGauss... 4 3.4... 4 3.4.1 (Fig. 4)... 4 3.4.2 (Fig. 5)...

More information

C FGIH C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C

C FGIH C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C TUDSR5SET TUDSR5 C 7 8 9 ch DIGITAL CS TUNER C C C C S-A C FGIH C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C

More information

2

2 8 26 38 37Z800042Z800047Z8000 54 65 72 83 101 2 3 4 7 101 53 27 33 7 8 9 5 7 9 22 47 72 8 8 8 8 102 8 13 7 7 7 65 10 67 67 13 71 40 67 67 67 67 43 67 12 55 55 11 104 8 24 26 24 20 25 6 1 2 3 18 46 101

More information

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp)

DS90CP04 1.5 Gbps 4x4 LVDS Crosspoint Switch (jp) 1.5 Gbps 4x4 LVDS Crosspoint Switch Literature Number: JAJS984 1.5Gbps 4 4 LVDS 4 4 (LVDS) ( ) 4 4:1 4 1 MODE 4 42.5Gb/s LVDS 20010301 33020 23900 11800 ds200287 2007 12 Removed preliminary. Removed old

More information

RF2_BIOS一覧

RF2_BIOS一覧 Main Main Menu System Time System Date hh:mm:ss( 時 :00~23/ 分 :00~59/ 秒 :00~59) www mm/dd/yyyy ( 曜日 : 自動設定 / 月 :01~12/ 日 :01~31/ 年 :1980~2099) Advanced Internal Pointing Device Enabled Enabled/Disabled

More information

中小企業の発展と政策支援

中小企業の発展と政策支援 1 2 2 3 5 6 10 12 13 14 16 19 20 21 ODA Official Development Assistance IT Information Technology 80 1 2 IT 3 1980 IT 70 IT 4 99 66 53 68 55 51 45 5 6 7 8 9 1971 1979 enterprise 10 1997 18 SBS 2000 SBS

More information

Microsoft Word - Meta70_Preferences.doc

Microsoft Word - Meta70_Preferences.doc Image Windows Preferences Edit, Preferences MetaMorph, MetaVue Image Windows Preferences Edit, Preferences Image Windows Preferences 1. Windows Image Placement: Acquire Overlay at Top Left Corner: 1 Acquire

More information

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート XAPP485 (v1.1) 2006 11 10 R : Spartan-3E FPGA Spartan-3E FPGA 666Mbps 1:7 : Nick Sawyer (v1.1) Spartan -3E 666 / (Mbps) 1:7 Spartan-3E 4 5 666Mbps 1/7 Spartan-3E FPGA DCM ( ) DFS ( ) 3.5 DDR ( ) 1:7 DDR

More information

Web Web Web Web Web, i

Web Web Web Web Web, i 22 Web Research of a Web search support system based on individual sensitivity 1135117 2011 2 14 Web Web Web Web Web, i Abstract Research of a Web search support system based on individual sensitivity

More information

untitled

untitled WANJet 1: one-arm F5 Networks Japan K.K. 1 WANJet WANJet https://:10000 F5 Networks Japan K.K. 2 2: WANJet F5 Networks Japan K.K. 3 vs. F5 Networks Japan K.K. 4 3: WANJet F5 Networks

More information

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp)

LM9822 3 Channel 42-Bit Color Scanner Analog Front End (jp) LM9822 LM9822 3 Channel 42-Bit Color Scanner Analog Front End Literature Number: JAJS680 LM9822 3 42 LM9822 AFE CIS CCD CDS / LM9822 14 6MHz ADC 600 / CCD CDS CCD CIS TTL/CMOS 14 6MHz 5V 5% I/O 3.3V 10%

More information

dsPIC33E FRM - Section #. Title

dsPIC33E FRM - Section #. Title 注 意 : この 日 本 語 版 文 書 は 参 考 資 料 としてご 利 用 ください 最 新 情 報 は 必 ずオリジ ナルの 英 語 版 をご 参 照 願 います セクション 13. 出 力 コンペア ハイライト 本 セクションには 以 下 の 主 要 項 目 を 記 載 しています 13.1 はじめに...13-2 13.2 出 力 コンペアレジスタ...13-4 13.3 動 作 モード...13-8

More information

Delta44.PDF

Delta44.PDF Delta44 PCI Analog Recording Interface 2 M-AUDIO 3 Break-Out Box Front Panel: 1. Analog OUTS 1 4 / 2. INS - / Break-Out Box Back Panel: 3. PCI 4. 15 D-sub PCI Delta44 1. Delta44 2. Windows Delta44 WINDOWS

More information

ABSTRACT The Social Function of Boys' Secondary Schools in Modern Japan: From the Perspectives of Repeating and Withdrawal TERASAKI, Satomi (Graduate School, Ochanomizu University) 1-4-29-13-212, Miyamaedaira,

More information

...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36

...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36 REVISION 2.85(6).H ...5...6...7...8...9...10...12...12...12...18...21...23...23...23...24...24...24...24...25...26...26...26...27...33...33...33...33...33...34...35...36...36...36...37...38...39 2 ...39...42...42...42...43...43...44...45...46...46...47...48...48...49...50...51...52...53...55...56...56...58...60...62...64...66...68...68...69...71...71...71...71...72...72...73...74...74...74...74

More information

5 11 3 1....1 2. 5...4 (1)...5...6...7...17...22 (2)...70...71...72...77...82 (3)...85...86...87...92...97 (4)...101...102...103...112...117 (5)...121...122...123...125...128 1. 10 Web Web WG 5 4 5 ²

More information

2 3

2 3 * This device can only be used inside Japan in areas that are covered by subscription cable TV services. Because of differences in broadcast formats and power supply voltages, it cannot be used in overseas

More information

MF02_BIOS_R00.xls

MF02_BIOS_R00.xls Information Menu ( 情 報 メニュー) Information Menu CPU Type System Memory Extended Memory HDD Serial Number System BIOS Version VGA BIOS Version KBC Version Serial Number Asset Tag Number Product Name Manufacturer

More information

untitled

untitled FutureNet Microsoft Corporation Microsoft Windows Windows 95 Windows 98 Windows NT4.0 Windows 2000, Windows XP, Microsoft Internet Exproler (1) (2) (3) COM. (4) (5) ii ... 1 1.1... 1 1.2... 3 1.3... 6...

More information

スライド 1

スライド 1 4. 演算命令 ( つづき ) ( 足し算の桁上がり,Rotate, etc.) を学ぼう 本稿の Web ページ http://www.cmplx.cse.nagoya-u.ac.jp/~furuhashi/education/pic/index.html 1 本章では足し算の桁上がり情報の格納場所の確認をするプログラムを学びます. PIC16F マイコンではデータは 8 ビットで表されています.

More information

Technische Beschreibung P82R SMD

Technische Beschreibung P82R SMD P26 halstrup-walcher GmbH http://www.krone.co.jp/ Stegener Straße 10 D-79199 Kirchzarten, Germany 124-0023 2-22-1 TEL:03-3695-5431 FAX:03-3695-5698 E-MAIL:sales-tokyo@krone.co.jp 530-0054 2-2-9F TEL:06-6361-4831

More information

1 124

1 124 7 1 2 3 4 5 6 7 8 9 10 11 12 1 124 Phoenix - AwardBIOS CMOS Setup Utility Integrated Peripherals On-Chip Primary PCI IDE [Enabled] IDE Primary Master PIO [Auto] IDE Primary Slave PIO [Auto] IDE Primary

More information

部内資料

部内資料 - OERIEW OF DIGITAL SBSCRIBER LINE (DSL RECOMMENDATIONS 2.0 2002 5 30 THE TELECOMMNICATION TECHNOLOGY COMMITTEE (DSL... 4... 4... 4... 4... 4... 5... 6... 7... 8... 8... 9... 9... 9... 10... 11... 11...

More information

DS30292A-J-page 2 Preliminary 2000 Microchip Technology Inc. PIC16F876/

DS30292A-J-page 2 Preliminary 2000 Microchip Technology Inc. PIC16F876/ PDIP H ) MCLR/VPP/THV RA0/AN0 RA1/AN1 RA2/AN2/VREF- RA3/AN3/VREF+ RA4/T0CKI RA5/AN4/SS RE0/RD/AN5 RE1/WR/AN6 RE2/CS/AN7 VDD VSS OSC1/CLKIN OSC2/CLKOUT RC0/T1OSO/T1CKI RC1/T1OSI/CCP2 RC2/CCP1 RC3/SCK/SCL

More information

LC-24_22_19K30.indb

LC-24_22_19K30.indb L C -24K 30 L C -22K 30 L C -19K 30 http://www.sharp.co.jp/support/aquos/ 2 3 4 5 6 7 8 LC-24K30 9 10 11 12 LC-24K30 8 10 PM 11 12 9 PM 13 10 PM 14 11 15 PM 16 0 17 AM 1 3 101 103 00 00 30 50 00 00 00

More information

ANDIAMO Manual

ANDIAMO Manual DirectOut Technologies D.O.TEC ANDIAMO Version 1.0 Copyright Note page 2 / 28 Table of contents Table of contents About This Manual 4 How to Use This Manual 4 Conventions 4 CHAPTER 1: Overview 5 Introduction

More information

* * 2

* * 2 * * Study on Fire Resistance of Reinforced Concrete Columns with Ultra High Strength Material Munehiro UMEMOTO * Shigemi KIKUTA * The reinforced concrete column made with the high-strength concrete has

More information

6 4 45 ZS7ZS4ZS 5 59 7 8 94 05 4 5 6 4 5 5 6 8 8 40 45 48 56 60 64 66 66 68 7 78 80 8 7 8 0 0 0 90 0 0 4 4 4 4 6 57 64 69 66 66 66 69 4 0 7 48 5 4 4 5 4 4 4 7 46 46 6 46 8 46 48 46 46 4 46 46 4 4 5 4

More information

*Ł\”ƒ‚ä(DCH800)

*Ł\”ƒ‚ä(DCH800) B B B B B B B B B C * This device can only be used inside Japan in areas that are covered by subscription cable TV services. Because of differences in broadcast formats and power supply voltages, it cannot

More information

OAKS16-BoardKit

OAKS16-BoardKit CDROM OAKS16 CDROM TOOLS DOC OPTION OAKS16-M30620FCAFP RS232C OAKS16-M30620FCAFP KD30 NC30WA OAKS16-M30620FCAFP OAKS16-M30620FCAFP OAKS16-EXBOARD OAKS16-EXBOARD RS232C 次の画面が表示されます FlashStart 00000h

More information

C C C - J TH-D TH-D TH-D C C C C C - J TH-D TH-D TH-D C - J TH-D TH-D TH-D C C C C

C C C - J TH-D TH-D TH-D C C C C C - J TH-D TH-D TH-D C - J TH-D TH-D TH-D C C C C C Matsushita Electric Industrial Co., Ltd. - J TH-D TH-D TH-D C C C C - J TH-D TH-D TH-D C C C C C - J TH-D TH-D TH-D C - J TH-D TH-D TH-D C C C C - J FGIH FGIH FG IH FGIH F G FGIH - J c c c c c c C C

More information

untitled

untitled PIC Pic MPLAB HEX Pic PIC 18CXXX 14000 17CXXX 16C92X 16F8XX 16C7XX 16C6XX 16C62X 16F8X 12C5XX 16C5X 16C55X 12C6XX d f b f k k PIC 4 2 1 2 1 SPI SPI,SSART SPI 4 5 8 1 2 SPI,USART 1 64 128 256 8 (10bit)

More information

BecomeAnXcoderJ

BecomeAnXcoderJ Become an Xcoder Start Programming the Mac Using Objective-C By Bert Altenberg, Alex Clarke and Philippe Moughin Methods by Task NSControl Class

More information

自動シャットタ<3099>ウンクイックインストールカ<3099>イト<3099>.indb

自動シャットタ<3099>ウンクイックインストールカ<3099>イト<3099>.indb OMRON Corporation. 2011 All Rights Reserved. 2 3 4 5 6 7 8 9 10 11 12 13 14 15 title Red Hat Enterprise Linux Server (2.6.18-8.el5xen serial) root (hd0,1) kernel /xen.gz-2.6.18-8.el5 console=vga xencons=ttys16

More information

Z3500操作編ブック.indb

Z3500操作編ブック.indb 02 08 18 37Z350042Z350046Z3500 52Z350057Z3500 28 40 57 68 82 2 3 12 13 6 7 3 4 11 21 19 57 9 9 8 8 10 42 42 42 42 42 18 16 23 41 13 16 13 11 70 12 13 42 42 14 45 8 4 11 27 26 4 25 10 9 24 23 18 26 4 10

More information

dp0206_j

dp0206_j 1 2 7 8 9 4 5 6 3 10 11 12 13 20 19 18 16 17 15 14 CONTROL AUDIO 2 AUDIO 1 CN2 CN1 CN20 CN15 1 2 3 4 H C E (E) 1 2 3 E C H 1 2 3 4 C 8 7 6 5 6 7 8 9 5 4 3 2 1 E A B SIGNAL/

More information

2

2 2 6 7 9 4 6 7 2 3 4 5 6 7 8-0 - G G G G G G f f 9 e f - e f 0 5 e fe e c c cc B FD F 5 2 5 D F C e e e b 3 f f 5 ff ff f f f f b b bb b b b c c c ee ee e ee ee e f f 4 e e 7 5 5 e bb 6 7 f GE 8 f 9 5 F

More information

- 2 -

- 2 - - 1 - - 2 - - 3 - - 4 - - 5 - ( ) - 6 - - 7 - - 8 - - 9 - - 10 - - 11 - - 12 - - 13 - - 14 - - 15 - - 16 - - 17 - What is your hobby? - 18 - - 19 - - 20 - - 21 - - 22 - - 23 - - 24 - - 25 - - 26 - - 27

More information

Movement of Population and Structure of 'Buraku' in the Edo Period Akira FUKUYAMA Section of Economics, Osaka Kyoiku University, Kashiwara, Osaka 582, Japan That goes without saying now, historical study

More information

Promise FastTrak100 Japanese Manual

Promise FastTrak100 Japanese Manual PROMISE TECHNOLOGY, INC. FastTrak100 TX/LP Series Ultra ATA/100 RAID Cards Japanese User s Manual October 5, 2001 TX/LP Series Ultra ATA/100 RAID Cards 0. 0.... 1 1.... 2 2.... 2... 3... 4 3.... 5...

More information

PRIMERGY 環境設定シート

PRIMERGY 環境設定シート FUJITSU Server PRIMERGY CA92344-0887-04 Dual port LAN カード (10GBASE) (PY-LA3B2, PYBLA3B2, PYBLA3B2L) 環境設定シート - ハードウェア編 - 本書の構成 A. B. C.-D. E. F. BIOS セットアップユーティリティ設定シート本サーバにおける BIOS セットアップユーティリティの Option

More information

15717 16329 2

15717 16329 2 2 161012 1 15717 16329 2 3 4 5 1980 55 1991 16 6 m 1.32m/0.88m 35m 1.32m 0.88m 0.88m 27m 1.5m 2.1m/1.32m 10.9m 10.9m 16m 12m 7 km 1km 1,000km 3km( 9 km 1,000km ( 1,000km 300km 6 10 250kg500kg 200 1t B291

More information

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2

More information

Table 1. Assumed performance of a water electrol ysis plant. Fig. 1. Structure of a proposed power generation system utilizing waste heat from factori

Table 1. Assumed performance of a water electrol ysis plant. Fig. 1. Structure of a proposed power generation system utilizing waste heat from factori Proposal and Characteristics Evaluation of a Power Generation System Utilizing Waste Heat from Factories for Load Leveling Pyong Sik Pak, Member, Takashi Arima, Non-member (Osaka University) In this paper,

More information

ディスプレイと携帯端末間の通信を実現する映像媒介通信技術

ディスプレイと携帯端末間の通信を実現する映像媒介通信技術 Data Transfer Technology to Enable Communication between Displays and Smart Devices 倉木健介 中潟昌平 田中竜太 阿南泰三 あらまし Abstract Recently, the chance to see videos in various places has increased due to the speedup

More information

SerialATA ATA Embedded Clocking 8B10B coding 2 pair Hot Plug ATA ATA (150MB/s ) 10 roadmap 2004/2/17 SATA Overview Page 2

SerialATA ATA Embedded Clocking 8B10B coding 2 pair Hot Plug ATA ATA (150MB/s ) 10 roadmap 2004/2/17 SATA Overview Page 2 2004.2.17 akinori_maeda@agilent.com SerialATA ATA Embedded Clocking 8B10B coding 2 pair Hot Plug ATA ATA (150MB/s ) 10 roadmap 2004/2/17 SATA Overview Page 2 SATA PC JBOD 2004/2/17 SATA Overview Page 3

More information

「FPGAを用いたプロセッサ検証システムの製作」

「FPGAを用いたプロセッサ検証システムの製作」 FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4

More information

A Study on the procedure at the time when urban development projects Meiji era began and were finished in Kobe during By Keiji OHARA When urban development projects in Robe during Meiji era began and were

More information