CPU CPU CPU CPU CPU 5-1 PRAM logp π c /(17)
|
|
- さや うみのなか
- 5 years ago
- Views:
Transcription
1 CPU CPU CPU CPU CPU 5-1 PRAM logp π c /(17)
2 CPU sequetial computatio Fly 2) SISD sigle istructio, sigle data SIMD sigle istructio, multiple data MIMD multiple istructio, multiple Data SIMD SIMD SIMD CPU CPU CPU Itel CPU MMX CPU SPMD sigle program, multiple data GPU SIMT sigle istructio, multiple thread SIMD SPMD SIMT PRAM PRAM RAM MIMD PRAM SIMD PRAM MIMD CPU c /(17)
3 CPU CPU CPU PRAM RAM radom access machi PRAM pararell radom access machie 5 1 PRAM 1 P P P 1 2 p Shared Memory 5 1 PRAM PRAM PRAM EREW exclusive read, exclusive write PRAM CREW cocurret read, exclusive write PRAM CRCW cocurret read, cocurret write PRAM commo CRCW PRAM c /(17)
4 arbitrary CRCW PRAM priority CRCW PRAM ID EREW CREW LogP PRAM Culler 1) LogP LogP 1 LogP L o g P L Latecy 1 o overhead 1 o g gap 1 g P Processors + LogP P=8 o=2 g=4 L=6 P LogP P=8 o=2 g=4 L=6 1) c /(17)
5 π LogP λ process calculus process algebra π π calculus 3)4) λ π 4) BNF P ::= M P P νzp!p M ::= 0 π.p M + M π ::= xy x(z) τ [x = y]π π.p π P xy y x output x(z) x z iput τ uovservable [x = y] x y match 0 iactio P + P sum P P P P compositio P P νzp restrictio z P!P replicaito P P P P νx(xz.0 x(y).yx.x(y).0) z(v).vv.0 x ( ) z z 0 z y zx.x(z).0 z x z v xv.0 x(z).0 0 π c /(17)
6 π structural cogruece [x = x]π.p π.p M 1 + M 2 M 2 + M 1, M 1 + (M 2 + M 3 ) (M 1 + M 2 ) + M 3, M + 0 M P 1 P 2 P 2 P 1, P 1 (P 2 P 3 ) (P 1 P 2 ) P 3, P 0 P νzνtp νtνzp, νz0 0, νz(p 1 P 2 ) P 1 νzp P 2 1 z!p P!P reductio (xy.p 1 + M 1 ) (x(z).p 2 + M 2 ) P 1 P 2 {y/z} { y/z} z y τ.p + M P P P, P Q P Q, νzp νzp P P, Q Q, P Q, P Q νx(xz.0 x(y).yx.x(y).0) z(v).vv.0 (0 zx.x(y).0) z(v).vv.0 zx.x(y).0 z(v).vv.0 x.x(y).0 xv π bisimulatio!p π process lik 5 3 c /(17)
7 P1 P2 : process P6 P3 : uidirectioal - li k : bidirectioalli k P5 P4 5 3 asychroous distributed system id poit-to-poit 1 o-blockig sed FIFO PRAM LogP fair local clock sed, receive, iitiator 1) David Culler, Richard Karp, David Patterso, Abhijit Sahay, Klaus Erik Schauser, Euice Satos, Ramesh Subramoia, Thorste Vo Eicke, LogP: Towards a realistic model of parallel computatio, ACM SIGPLAN Notices, vol.28, issue 7, pp.1-12, c /(17)
8 2) Michael J. Fly, Kevi W. Rudd, Parallel Architectures, ACM Computig Surveys, vol.28, o.1, pp.67-70, ) Robi Miler, David Walker, A Calculus of Mobile Processes, I, Iformatio ad Computatio, vol.100, issue 1, pp.1-40, ) Davide Sagiorgi, David Walker, The π-calculus: A Theory of Mibile Processes, Cambridge Uiversity Press, c /(17)
9 PRAM 2) 1) PRAM PRAM for i S ET pardo S T AT S ET i S T AT S T AT 1 1 S ET PRAM : P() : T() : C() = T() P() : Work() = cost T() work A[1..] EREW PRAM for i {1.. log }do for j {1.. 2 i } pardo A[ j] := A[2 j 1] + A[2 j] 1 A[1] + A[2] A[1] A[3] + A[4] A[2] A[1.. 2 ] A[1.. 4 ] log A[1] = O() c /(17)
10 P() = 2 T() = log C() = T() P() = log 2 O( log ) P() P() P() T() T() = 2P() + 4P() + + P() O( P() + log ) P() = log T() O(log + log ) = O(log ) log ) = O() C() = T() P() O(log 5 4 PRAM? T () Work() O(T ()) work optimal C() O(T ()) cost optimal P() = log : c /(17)
11 1 1: 2 EREW PRAM P() O(/log) T() O(log) C() O() Work() O() 2 2: 2 A[i], A[ j] 2 B[1.., 1..] M[1..] i M[i] 1 for i, j {1..} pardo if A[i] A[ j] the B[i, j] := 1 else B[i, j] := 0 for i {1..} pardo M[i] := 1 for i, j {1..} pardo if B[i, j] = 0 the M[i] := 0 M[i] 0 B[i, ] = 1 j A[i] A[ j] A[i] pardo B[i, ] = 0 M[i] 0 commo CRCW PRAM P() O( 2 ) T () O(1) C() O( 2 ) Work () O( 2 ) 3 3: 2 2 T() O(1) 2 2 ( ) 2 = O(1)? ( ) 2 = 2 O(1) 2 1 O(1) d ( 1 2 )d = 2 ( 1 2 )d log = 1 log = 2 d d = log log 2 doubly logarithmic-depth tree DLT DLT P() O() T() O(d) = O(log log ) C() O( log log ) 2 commo CRCW PRAM 4 4: Accelerated Cascadig 1 3 m c /(17)
12 m 1 m 3 m = log log 1 m m / 1 P() O(m /m log /m ) = O( log log log log log log log ) = O( log log log ) T() O(log log log ) 3 m P() O(m) = O( log log ) T () O(log log m) = O(log(log log log log )) = O(log log ) P() O( log log ) T () O(log log ) C() O() 1 accelerated cascadig 1), II, kouoe/lecture/compii/ ),,, c /(17)
13 ) Byzatie agreemet commuicatio complexity time complexity message complexity bit complexity 2 m 1 m CPU CPU c /(17)
14 : leader electio problem id i ID I i I i Max IN OUT 1 1: iitiator if if iitiator the Max := I i ; sed(i i, OUT) else receive(m, IN); Max := max(i i, M); sed(i i, OUT); sed(m, OUT) edif loop receive(m, IN) if M = I i the S TOP edif Max := max(max, M); sed(m, OUT) edloop ID ID ID ID ID Max ID 1 ID ID 5 6 C ID 1 O( 2 ) 2 2: Chag-Roberts Chag Roberts 1) 2) ID ID ID 1 c /(17)
15 5 6 : 1 if iitiator the Max := I i ; sed(i i, OUT) else receive(m, IN); Max := max(i i, M); sed(max, OUT) edif loop receive(m, IN) if M = I i M = FINIS H the sed( FINIS H ); S TOP edif if M > Max the Max := M; sed(max, OUT) edif edloop ID O() 2 O( 2 ) O( log ) 3 3: Peterso ID Peterso 3) 2) 5 7 if iitiator the T1 := I i ; sed(t1, OUT); receive(t2, IN) else receive(t2, IN); T1 := I i ; sed(t1, OUT) edif; while T1 T2 do c /(17)
16 sed(t2, OUT); receive(t3, IN); if T2 < max(t1, T3) the loop receive(m, IN); sed(m, OUT); if M = FINIS H the S TOP edif edloop edif if T2 > max(t1, T3) the T1 := T2 edif; sed(t1, OUT); receive(t2, IN) edwhile; Max := T1; sed( FINIS H, OUT); S TOP 5 7 : Peterso 2) ID ID T1 T3 T2 ID T1 T3 T2 T2 T2 T1 T3 T1 T2 T3 T1 T2 IDT2 T1 T3 T1 T2 FINIS H T1 = T2 while 1 O(log ) 1 2 O() O( log ) c /(17)
17 1) Erest Chag, Rosemary Roberts, A improved algorithm for decetralized extrema-fidig i circular cofiguratios of processes, Commuicatios of the ACM, vol.22, o.5, pp , ),,,, ) G.L. Peterso, A O(log) uidirectioal algorithm for the circular extrema problem, ACM Trasactios o Programmig Laguages ad Systems, vol.4, o.4, pp , c /(17)
rank ”«‘‚“™z‡Ì GPU ‡É‡æ‡éŁÀŠñ›»
rank GPU ERATO 2011 11 1 1 / 26 GPU rank/select wavelet tree balanced parenthesis GPU rank 2 / 26 GPU rank/select wavelet tree balanced parenthesis GPU rank 2 / 26 GPU rank/select wavelet tree balanced
More informationRun-Based Trieから構成される 決定木の枝刈り法
Run-Based Trie 2 2 25 6 Run-Based Trie Simple Search Run-Based Trie Network A Network B Packet Router Packet Filtering Policy Rule Network A, K Network B Network C, D Action Permit Deny Permit Network
More informationmain.dvi
PC 1 1 [1][2] [3][4] ( ) GPU(Graphics Processing Unit) GPU PC GPU PC ( 2 GPU ) GPU Harris Corner Detector[5] CPU ( ) ( ) CPU GPU 2 3 GPU 4 5 6 7 1 toyohiro@isc.kyutech.ac.jp 45 2 ( ) CPU ( ) ( ) () 2.1
More information「産業上利用することができる発明」の審査の運用指針(案)
1 1.... 2 1.1... 2 2.... 4 2.1... 4 3.... 6 4.... 6 1 1 29 1 29 1 1 1. 2 1 1.1 (1) (2) (3) 1 (4) 2 4 1 2 2 3 4 31 12 5 7 2.2 (5) ( a ) ( b ) 1 3 2 ( c ) (6) 2. 2.1 2.1 (1) 4 ( i ) ( ii ) ( iii ) ( iv)
More informationC言語によるアルゴリズムとデータ構造
Algorithms and Data Structures in C 4 algorithm List - /* */ #include List - int main(void) { int a, b, c; int max; /* */ Ÿ 3Ÿ 2Ÿ 3 printf(""); printf(""); printf(""); scanf("%d", &a); scanf("%d",
More informationOpenMP¤òÍѤ¤¤¿ÊÂÎó·×»»¡Ê£±¡Ë
2012 5 24 scalar Open MP Hello World Do (omp do) (omp workshare) (shared, private) π (reduction) PU PU PU 2 16 OpenMP FORTRAN/C/C++ MPI OpenMP 1997 FORTRAN Ver. 1.0 API 1998 C/C++ Ver. 1.0 API 2000 FORTRAN
More informationOpenMP¤òÍѤ¤¤¿ÊÂÎó·×»»¡Ê£±¡Ë
2011 5 26 scalar Open MP Hello World Do (omp do) (omp workshare) (shared, private) π (reduction) scalar magny-cours, 48 scalar scalar 1 % scp. ssh / authorized keys 133. 30. 112. 246 2 48 % ssh 133.30.112.246
More informations s U s L e A = P A l l + dl dε = dl l l
P (ε) A o B s= P A s B o Y l o s Y l e = l l 0.% o 0. s e s B 1 s (e) s Y s s U s L e A = P A l l + dl dε = dl l l ε = dε = l dl o + l lo l = log l o + l =log(1+ e) l o Β F Α E YA C Ο D ε YF B YA A YA
More informationIPSJ SIG Technical Report Vol.2014-DBS-159 No.6 Vol.2014-IFAT-115 No /8/1 1,a) 1 1 1,, 1. ([1]) ([2], [3]) A B 1 ([4]) 1 Graduate School of Info
1,a) 1 1 1,, 1. ([1]) ([2], [3]) A B 1 ([4]) 1 Graduate School of Information Science and Technology, Osaka University a) kawasumi.ryo@ist.osaka-u.ac.jp 1 1 Bucket R*-tree[5] [4] 2 3 4 5 6 2. 2.1 2.2 2.3
More informationセアラの暗号
1 Cayley-Purser 1 Sarah Flannery 16 1 [1] [1] [1]314 www.cayley-purser.ie http://cryptome.org/flannery-cp.htm [2] Cryptography: An Investigation of a New Algorithm vs. the RSA(1999 RSA 1999 9 11 2 (17
More informationTomoyuki Shirai Institute of Mathematics for Industry, Kyushu University 1 Erdös-Rényi Erdös-Rényi 1959 Erdös-Rényi [4] 2006 Linial-Meshulam [14] 2000
Tomoyuki Shirai Istitute of Mathematics for Idustry, Kyushu Uiversity Erdös-Réyi Erdös-Réyi 959 Erdös-Réyi [] 6 Liial-Meshulam [] (cf. [, 7,, 8]) Kruskal-Katoa Erdös- Réyi ( ) Liial-Meshulam ( ) [8]. Kruskal
More information1 OpenCL OpenCL 1 OpenCL GPU ( ) 1 OpenCL Compute Units Elements OpenCL OpenCL SPMD (Single-Program, Multiple-Data) SPMD OpenCL work-item work-group N
GPU 1 1 2 1, 3 2, 3 (Graphics Unit: GPU) GPU GPU GPU Evaluation of GPU Computing Based on An Automatic Program Generation Technology Makoto Sugawara, 1 Katsuto Sato, 1 Kazuhiko Komatsu, 2 Hiroyuki Takizawa
More information.5 z = a + b + c n.6 = a sin t y = b cos t dy d a e e b e + e c e e e + e 3 s36 3 a + y = a, b > b 3 s363.7 y = + 3 y = + 3 s364.8 cos a 3 s365.9 y =,
[ ] IC. r, θ r, θ π, y y = 3 3 = r cos θ r sin θ D D = {, y ; y }, y D r, θ ep y yddy D D 9 s96. d y dt + 3dy + y = cos t dt t = y = e π + e π +. t = π y =.9 s6.3 d y d + dy d + y = y =, dy d = 3 a, b
More information#2 (IISEC)
#2 (IISEC) 2007 10 6 E Y 2 = F (X) E(F p ) E : Y 2 = F (X) = X 3 + AX + B, A, B F p E(F p ) = {(x, y) F 2 p y2 = F (x)} {P } P : E(F p ) E F p - Given: E/F p : EC, P E(F p ), Q P Find: x Z/NZ s.t. Q =
More informationuntitled
OS 2007/4/27 1 Uni-processor system revisited Memory disk controller frame buffer network interface various devices bus 2 1 Uni-processor system today Intel i850 chipset block diagram Source: intel web
More information~~~~~~~~~~~~~~~~~~ wait Call CPU time 1, latch: library cache 7, latch: library cache lock 4, job scheduler co
072 DB Magazine 2007 September ~~~~~~~~~~~~~~~~~~ wait Call CPU time 1,055 34.7 latch: library cache 7,278 750 103 24.7 latch: library cache lock 4,194 465 111 15.3 job scheduler coordinator slave wait
More informationA大扉・騒音振動.qxd
H21-30 H21-31 H21-32 H21-33 H21-34 H21-35 H21-36 H21-37 H21-38 H21-39 H21-40 H21-41 H21-42 n n S L N S L N L N S S S L L log I II I L I L log I I H21-43 L log L log I I I log log I I I log log I I I I
More informationスパコンに通じる並列プログラミングの基礎
2018.09.10 furihata@cmc.osaka-u.ac.jp ( ) 2018.09.10 1 / 59 furihata@cmc.osaka-u.ac.jp ( ) 2018.09.10 2 / 59 Windows, Mac Unix 0444-J furihata@cmc.osaka-u.ac.jp ( ) 2018.09.10 3 / 59 Part I Unix GUI CUI:
More informationスパコンに通じる並列プログラミングの基礎
2018.06.04 2018.06.04 1 / 62 2018.06.04 2 / 62 Windows, Mac Unix 0444-J 2018.06.04 3 / 62 Part I Unix GUI CUI: Unix, Windows, Mac OS Part II 2018.06.04 4 / 62 0444-J ( : ) 6 4 ( ) 6 5 * 6 19 SX-ACE * 6
More informationAppendix A BASIC BASIC Beginner s All-purpose Symbolic Instruction Code FORTRAN COBOL C JAVA PASCAL (NEC N88-BASIC Windows BASIC (1) (2) ( ) BASIC BAS
Appendix A BASIC BASIC Beginner s All-purpose Symbolic Instruction Code FORTRAN COBOL C JAVA PASCAL (NEC N88-BASIC Windows BASIC (1 (2 ( BASIC BASIC download TUTORIAL.PDF http://hp.vector.co.jp/authors/va008683/
More informationCPU Levels in the memory hierarchy Level 1 Level 2... Increasing distance from the CPU in access time Level n Size of the memory at each level 1: 2.2
FFT 1 Fourier fast Fourier transform FFT FFT FFT 1 FFT FFT 2 Fourier 2.1 Fourier FFT Fourier discrete Fourier transform DFT DFT n 1 y k = j=0 x j ω jk n, 0 k n 1 (1) x j y k ω n = e 2πi/n i = 1 (1) n DFT
More informationPFI
PFI 23 3 3 PFI PFI 1 1 2 3 2.1................................. 3 2.2..................... 4 2.3.......................... 5 3 7 3.1................................ 7 3.2.................................
More informationsmpp_resume.dvi
6 mmiki@mail.doshisha.ac.jp Parallel Processing Parallel Pseudo-parallel Concurrent 1) 1/60 1) 1997 5 11 IBM Deep Blue Deep Blue 2) PC 2000 167 Rank Manufacturer Computer Rmax Installation Site Country
More informationスパコンに通じる並列プログラミングの基礎
2016.06.06 2016.06.06 1 / 60 2016.06.06 2 / 60 Windows, Mac Unix 0444-J 2016.06.06 3 / 60 Part I Unix GUI CUI: Unix, Windows, Mac OS Part II 0444-J 2016.06.06 4 / 60 ( : ) 6 6 ( ) 6 10 6 16 SX-ACE 6 17
More information(1.2) T D = 0 T = D = 30 kn 1.2 (1.4) 2F W = 0 F = W/2 = 300 kn/2 = 150 kn 1.3 (1.9) R = W 1 + W 2 = = 1100 N. (1.9) W 2 b W 1 a = 0
1 1 1.1 1.) T D = T = D = kn 1. 1.4) F W = F = W/ = kn/ = 15 kn 1. 1.9) R = W 1 + W = 6 + 5 = 11 N. 1.9) W b W 1 a = a = W /W 1 )b = 5/6) = 5 cm 1.4 AB AC P 1, P x, y x, y y x 1.4.) P sin 6 + P 1 sin 45
More information1. A0 A B A0 A : A1,...,A5 B : B1,...,B
1. A0 A B A0 A : A1,...,A5 B : B1,...,B12 2. 3. 4. 5. A0 A B f : A B 4 (i) f (ii) f (iii) C 2 g, h: C A f g = f h g = h (iv) C 2 g, h: B C g f = h f g = h 4 (1) (i) (iii) (2) (iii) (i) (3) (ii) (iv) (4)
More information¥¢¥ë¥´¥ê¥º¥à¥¤¥ó¥È¥í¥À¥¯¥·¥ç¥ó ÎØ¹Ö #1
#1 id:motemen August 27, 2008 id:motemen 1-3 1-5 6-9 10-14 1 2 : n < a 1, a 2,..., a n > a 1 a 2 a n < a 1, a 2,..., a n > : Google: insertion sort site:youtube.com 1 : procedure Insertion-Sort(A) for
More informationGPU CUDA CUDA 2010/06/28 1
GPU CUDA CUDA 2010/06/28 1 GPU NVIDIA Mark Harris, Optimizing Parallel Reduction in CUDA http://developer.download.nvidia.com/ compute/cuda/1_1/website/data- Parallel_Algorithms.html#reduction CUDA SDK
More information16.16%
2017 (411824) 16.16% Abstract Multi-core processor is common technique for high computing performance. In many multi-core processor architectures, all processors share L2 and last level cache memory. Thus,
More information1
PalmGauss SC PGSC-5G Instruction Manual PalmGauss SC PGSC-5G Version 1.01 PalmGauss SC PGSC5G 1.... 3 2.... 3 3.... 3 3.1... 3 3.2... 3 3.3 PalmGauss... 4 3.4... 4 3.4.1 (Fig. 4)... 4 3.4.2 (Fig. 5)...
More information2
2 485 1300 1 6 17 18 3 18 18 3 17 () 6 1 2 3 4 1 18 11 27 10001200 705 2 18 12 27 10001230 705 3 19 2 5 10001140 302 5 () 6 280 2 7 ACCESS WEB 8 9 10 11 12 13 14 3 A B C D E 1 Data 13 12 Data 15 9 18 2
More information4.1 % 7.5 %
2018 (412837) 4.1 % 7.5 % Abstract Recently, various methods for improving computial performance have been proposed. One of these various methods is Multi-core. Multi-core can execute processes in parallel
More informationインテル(R) Visual Fortran Composer XE
Visual Fortran Composer XE 1. 2. 3. 4. 5. Visual Studio 6. Visual Studio 7. 8. Compaq Visual Fortran 9. Visual Studio 10. 2 https://registrationcenter.intel.com/regcenter/ w_fcompxe_all_jp_2013_sp1.1.139.exe
More information4 小川/小川
B p p B pp M p T p M p Tp T pt T p T p T p p Tp T T p T p T pt p Tp p p p p p p p p T p p T T M M p p p p p p T p p p T T p T B T T p T T p T p T T T p T p p T p Tp T p p Tp T p T Tp T T p T p T p T p
More informationA 99% MS-Free Presentation
A 99% MS-Free Presentation 2 Galactic Dynamics (Binney & Tremaine 1987, 2008) Dynamics of Galaxies (Bertin 2000) Dynamical Evolution of Globular Clusters (Spitzer 1987) The Gravitational Million-Body Problem
More information2 1 1 (1) 1 (2) (3) Lax : (4) Bäcklund : (5) (6) 1.1 d 2 q n dt 2 = e q n 1 q n e q n q n+1 (1.1) 1 m q n n ( ) r n = q n q n 1 r ϕ(r) ϕ (r)
( ( (3 Lax : (4 Bäcklud : (5 (6 d q = e q q e q q + ( m q ( r = q q r ϕ(r ϕ (r 0 5 0 q q q + 5 3 4 5 m d q = ϕ (r + ϕ (r + ( Hooke ϕ(r = κr (κ > 0 ( d q = κ(q q + κ(q + q = κ(q + + q q (3 ϕ(r = a b e br
More informationMastering the Game of Go without Human Knowledge ( ) AI 3 1 AI 1 rev.1 (2017/11/26) 1 6 2
6 2 6.1........................................... 3 6.2....................... 5 6.2.1........................... 5 6.2.2........................... 9 6.2.3................. 11 6.3.......................
More information: : : : ) ) 1. d ij f i e i x i v j m a ij m f ij n x i =
1 1980 1) 1 2 3 19721960 1965 2) 1999 1 69 1980 1972: 55 1999: 179 2041999: 210 211 1999: 211 3 2003 1987 92 97 3) 1960 1965 1970 1985 1990 1995 4) 1. d ij f i e i x i v j m a ij m f ij n x i = n d ij
More information04-04 第 57 回土木計画学研究発表会 講演集 vs
04-04 vs. 1 2 1 980-8579 6-6-06 E-mail: shuhei.yamaguchi.p7@dc.tohoku.ac.jp 2 980-8579 6-6-06 E-mail: akamatsu@plan.civil.tohoku.ac.jp Fujita and Ogawa(1982) Fujita and Ogawa Key Words: agglomeration economy,
More informationスライド 1
swk(at)ic.is.tohoku.ac.jp 2 Outline 3 ? 4 S/N CCD 5 Q Q V 6 CMOS 1 7 1 2 N 1 2 N 8 CCD: CMOS: 9 : / 10 A-D A D C A D C A D C A D C A D C A D C ADC 11 A-D ADC ADC ADC ADC ADC ADC ADC ADC ADC A-D 12 ADC
More information01_OpenMP_osx.indd
OpenMP* / 1 1... 2 2... 3 3... 5 4... 7 5... 9 5.1... 9 5.2 OpenMP* API... 13 6... 17 7... 19 / 4 1 2 C/C++ OpenMP* 3 Fortran OpenMP* 4 PC 1 1 9.0 Linux* Windows* Xeon Itanium OS 1 2 2 WEB OS OS OS 1 OS
More information1. A0 A B A0 A : A1,...,A5 B : B1,...,B12 2. 5 3. 4. 5. A0 (1) A, B A B f K K A ϕ 1, ϕ 2 f ϕ 1 = f ϕ 2 ϕ 1 = ϕ 2 (2) N A 1, A 2, A 3,... N A n X N n X N, A n N n=1 1 A1 d (d 2) A (, k A k = O), A O. f
More information通信容量制約を考慮したフィードバック制御 - 電子情報通信学会 情報理論研究会(IT) 若手研究者のための講演会
IT 1 2 1 2 27 11 24 15:20 16:05 ( ) 27 11 24 1 / 49 1 1940 Witsenhausen 2 3 ( ) 27 11 24 2 / 49 1940 2 gun director Warren Weaver, NDRC (National Defence Research Committee) Final report D-2 project #2,
More informationSlides: TimeGraph: GPU Scheduling for Real-Time Multi-Tasking Environments
計算機アーキテクチャ第 11 回 マルチプロセッサ 本資料は授業用です 無断で転載することを禁じます 名古屋大学 大学院情報科学研究科 准教授加藤真平 デスクトップ ジョブレベル並列性 スーパーコンピュータ 並列処理プログラム プログラムの並列化 for (i = 0; i < N; i++) { x[i] = a[i] + b[i]; } プログラムの並列化 x[0] = a[0] + b[0];
More information1.. 1 ll a ii. 1i. i f 1 1 a. a. i. t. 1 fi fi. t i j fj i. j ;i 1. i. aa a
1.. 1 ll a ii. 1i. i f 1 1 a. a. i. t. 1 fi fi. t i j fj i. j ;i 1. i. aa 1 111 0 0 0 0 a I E l21 1fi i L < i i;i1=t ii 111 1; ai i ti a t T ;,, l 1i.... E 11fi i 1t l l t2 1i i1 t Ea li )2 0 u 0 1f )2
More informationSQUFOF NTT Shanks SQUFOF SQUFOF Pentium III Pentium 4 SQUFOF 2.03 (Pentium 4 2.0GHz Willamette) N UBASIC 50 / 200 [
SQUFOF SQUFOF NTT 2003 2 17 16 60 Shanks SQUFOF SQUFOF Pentium III Pentium 4 SQUFOF 2.03 (Pentium 4 2.0GHz Willamette) 60 1 1.1 N 62 16 24 UBASIC 50 / 200 [ 01] 4 large prime 943 2 1 (%) 57 146 146 15
More information:30 12:00 I. I VI II. III. IV. a d V. VI
2017 2017 08 03 10:30 12:00 I. I VI II. III. IV. a d V. VI. 80 100 60 1 I. Backus-Naur BNF X [ S ] a S S ; X X X, S [, a, ], ; BNF X (parse tree) (1) [a;a] (2) [[a]] (3) [a;[a]] (4) [[a];a] : [a] X 2 222222
More informationuntitled
IT E- IT http://www.ipa.go.jp/security/ CERT/CC http://www.cert.org/stats/#alerts IPA IPA 2004 52,151 IT 2003 12 Yahoo 451 40 2002 4 18 IT 1/14 2.1 DoS(Denial of Access) IDS(Intrusion Detection System)
More informationInt Int 29 print Int fmt tostring 2 2 [19] ML ML [19] ML Emacs Standard ML M M ::= x c λx.m M M let x = M in M end (M) x c λx.
1, 2 1 m110057@shibaura-it.ac.jp 2 sasano@sic.shibaura-it.ac.jp Eclipse Visual Studio ML Standard ML Emacs 1 ( IDE ) IDE C C++ Java IDE IDE IDE IDE Eclipse Java IDE Java Standard ML 1 print (Int. 1 Int
More informationdvipsj.8449.dvi
9 1 9 9.1 9 2 (1) 9.1 9.2 σ a = σ Y FS σ a : σ Y : σ b = M I c = M W FS : M : I : c : = σ b
More informationver.1 / c /(13)
1 -- 11 1 c 2010 1/(13) 1 -- 11 -- 1 1--1 1--1--1 2009 3 t R x R n 1 ẋ = f(t, x) f = ( f 1,, f n ) f x(t) = ϕ(x 0, t) x(0) = x 0 n f f t 1--1--2 2009 3 q = (q 1,..., q m ), p = (p 1,..., p m ) x = (q,
More information26102 (1/2) LSISoC: (1) (*) (*) GPU SIMD MIMD FPGA DES, AES (2/2) (2) FPGA(8bit) (ISS: Instruction Set Simulator) (3) (4) LSI ECU110100ECU1 ECU ECU ECU ECU FPGA ECU main() { int i, j, k for { } 1 GP-GPU
More informationExpress5800/R110a-1Hユーザーズガイド
4 Phoenix BIOS 4.0 Release 6.0.XXXX : CPU=Xeon Processor XXX MHz 0640K System RAM Passed 0127M Extended RAM Passed WARNING 0B60: DIMM group #1 has been disabled. : Press to resume, to
More information3 SIMPLE ver 3.2: SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE (main memo
3 SIMPLE ver 3.2: 20190404 1 3 SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE 1 16 16 (main memory) 16 64KW a (C )*(a) (register) 8 r[0], r[1],...,
More informationuntitled
009/07/10 wit D3)Idris ISMAILD1)M1) .. Hallway Model Boussiesq Ex.FluetPoeics) Valdimir AGARANT, Zog CHENG ad Adrei TCHOUVELEV : CFD modelig of ydroge releases ad dispersio i ydroge eergy statio, Proceedigs
More informationi
21 Fault-Toleranted Authentication Data Distribution Protocol for Autonomous Distributed Networks 1125153 2010 3 2 i Abstract Fault-Toleranted Authentication Data Distribution Protocol for Autonomous Distributed
More informationJacobson Prime Avoidance
2016 2017 2 22 1 1 3 2 4 2.1 Jacobson................. 4 2.2.................... 5 3 6 3.1 Prime Avoidance....................... 7 3.2............................. 8 3.3..............................
More information2 1/2 1/4 x 1 x 2 x 1, x 2 9 3x 1 + 2x 2 9 (1.1) 1/3 RDA 1 15 x /4 RDA 1 6 x /6 1 x 1 3 x 2 15 x (1.2) (1.3) (1.4) 1 2 (1.5) x 1
1 1 [1] 1.1 1.1. TS 9 1/3 RDA 1/4 RDA 1 1/2 1/4 50 65 3 2 1/15 RDA 2/15 RDA 1/6 RDA 1 1/6 1 1960 2 1/2 1/4 x 1 x 2 x 1, x 2 9 3x 1 + 2x 2 9 (1.1) 1/3 RDA 1 15 x 1 + 2 1/4 RDA 1 6 x 1 1 4 1 1/6 1 x 1 3
More information., White-Box, White-Box. White-Box.,, White-Box., Maple [11], 2. 1, QE, QE, 1 Redlog [7], QEPCAD [9], SyNRAC [8] 3 QE., 2 Brown White-Box. 3 White-Box
White-Box Takayuki Kunihiro Graduate School of Pure and Applied Sciences, University of Tsukuba Hidenao Iwane ( ) / Fujitsu Laboratories Ltd. / National Institute of Informatics. Yumi Wada Graduate School
More informationGPGPU
GPGPU 2013 1008 2015 1 23 Abstract In recent years, with the advance of microscope technology, the alive cells have been able to observe. On the other hand, from the standpoint of image processing, the
More informationc 2009 i
I 2009 c 2009 i 0 1 0.0................................... 1 0.1.............................. 3 0.2.............................. 5 1 7 1.1................................. 7 1.2..............................
More informationn (1.6) i j=1 1 n a ij x j = b i (1.7) (1.7) (1.4) (1.5) (1.4) (1.7) u, v, w ε x, ε y, ε x, γ yz, γ zx, γ xy (1.8) ε x = u x ε y = v y ε z = w z γ yz
1 2 (a 1, a 2, a n ) (b 1, b 2, b n ) A (1.1) A = a 1 b 1 + a 2 b 2 + + a n b n (1.1) n A = a i b i (1.2) i=1 n i 1 n i=1 a i b i n i=1 A = a i b i (1.3) (1.3) (1.3) (1.1) (ummation convention) a 11 x
More informationインテル(R) Visual Fortran Composer XE 2013 Windows版 入門ガイド
Visual Fortran Composer XE 2013 Windows* エクセルソフト株式会社 www.xlsoft.com Rev. 1.1 (2012/12/10) Copyright 1998-2013 XLsoft Corporation. All Rights Reserved. 1 / 53 ... 3... 4... 4... 5 Visual Studio... 9...
More informationuntitled
13 Verilog HDL 16 CPU CPU IP 16 1023 2 reg[ msb: lsb] [ ]; reg [15:0] MEM [0:1023]; //16 1024 16 1 16 2 FF 1 address 8 64 `resetall `timescale 1ns/10ps module mem8(address, readdata,writedata, write, read);
More information1. (8) (1) (x + y) + (x + y) = 0 () (x + y ) 5xy = 0 (3) (x y + 3y 3 ) (x 3 + xy ) = 0 (4) x tan y x y + x = 0 (5) x = y + x + y (6) = x + y 1 x y 3 (
1 1.1 (1) (1 + x) + (1 + y) = 0 () x + y = 0 (3) xy = x (4) x(y + 3) + y(y + 3) = 0 (5) (a + y ) = x ax a (6) x y 1 + y x 1 = 0 (7) cos x + sin x cos y = 0 (8) = tan y tan x (9) = (y 1) tan x (10) (1 +
More information連載講座 : 高生産並列言語を使いこなす (4) ゲーム木探索の並列化 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 準備 問題の定義 αβ 法 16 2 αβ 法の並列化 概要 Young Brothers Wa
連載講座 : 高生産並列言語を使いこなす (4) ゲーム木探索の並列化 田浦健次朗 東京大学大学院情報理工学系研究科, 情報基盤センター 目次 1 準備 16 1.1 問題の定義 16 1.2 αβ 法 16 2 αβ 法の並列化 17 2.1 概要 17 2.2 Young Brothers Wait Concept 17 2.3 段数による逐次化 18 2.4 適応的な待機 18 2. 強制終了
More informationDEIM Forum 2012 C2-6 Hadoop Web Hadoop Distributed File System Hadoop I/O I/O Hadoo
DEIM Forum 12 C2-6 Hadoop 112-86 2-1-1 E-mail: momo@ogl.is.ocha.ac.jp, oguchi@computer.org Web Hadoop Distributed File System Hadoop I/O I/O Hadoop A Study about the Remote Data Access Control for Hadoop
More informationp q p q p q p q p q p q p q p q p q x y p q t u r s p q p p q p q p q p p p q q p p p q P Q [] p, q P Q [] P Q P Q [ p q] P Q Q P [ q p] p q imply / m
P P N p() N : p() N : p() N 3,4,5, L N : N : N p() N : p() N : p() N p() N p() p( ) N : p() k N : p(k) p( k ) k p(k) k k p( k ) k k k 5 k 5 N : p() p() p( ) p q p q p q p q p q p q p q p q p q x y p q
More informationPart () () Γ Part ,
Contents a 6 6 6 6 6 6 6 7 7. 8.. 8.. 8.3. 8 Part. 9. 9.. 9.. 3. 3.. 3.. 3 4. 5 4.. 5 4.. 9 4.3. 3 Part. 6 5. () 6 5.. () 7 5.. 9 5.3. Γ 3 6. 3 6.. 3 6.. 3 6.3. 33 Part 3. 34 7. 34 7.. 34 7.. 34 8. 35
More informationuntitled
20 7 1 22 7 1 1 2 3 7 8 9 10 11 13 14 15 17 18 19 21 22 - 1 - - 2 - - 3 - - 4 - 50 200 50 200-5 - 50 200 50 200 50 200 - 6 - - 7 - () - 8 - (XY) - 9 - 112-10 - - 11 - - 12 - - 13 - - 14 - - 15 - - 16 -
More informationuntitled
19 1 19 19 3 8 1 19 1 61 2 479 1965 64 1237 148 1272 58 183 X 1 X 2 12 2 15 A B 5 18 B 29 X 1 12 10 31 A 1 58 Y B 14 1 25 3 31 1 5 5 15 Y B 1 232 Y B 1 4235 14 11 8 5350 2409 X 1 15 10 10 B Y Y 2 X 1 X
More informationJKR Point loading of an elastic half-space 2 3 Pressure applied to a circular region Boussinesq, n =
JKR 17 9 15 1 Point loading of an elastic half-space Pressure applied to a circular region 4.1 Boussinesq, n = 1.............................. 4. Hertz, n = 1.................................. 6 4 Hertz
More informationContents P. P. 1
Contents P. P. 1 P. 2 TOP MESSAGE 3 4 P. P. 5 P. 6 7 8 9 P. P. P. P. P. 10 11 12 Economy P. P. 13 14 Economy P. 1,078 1,000 966 888 800 787 716 672 600 574 546 556 500 417 373 449 470 400 315 336 218 223
More information2004 1
2004 1 1 3 2 4 2.1......................................... 4 2.2........................................ 7 3 NIST Special Publicatio 800-22 9 3.1................................... 9 3.1.1 1...............................
More information韓国の政党・政治資金制度
402004 12 2003, 2004, p.222. JanJan http://www.janjan.jp/government/0306234438/1.php last access 2004.12.9 2005. 49 1962 1965 1960 1962 196015 315 2004 2004 641, 2004.6, pp.36-56., 2002.11, pp.27-48. 13
More information= hυ = h c λ υ λ (ev) = 1240 λ W=NE = Nhc λ W= N 2 10-16 λ / / Φe = dqe dt J/s Φ = km Φe(λ)v(λ)dλ THBV3_0101JA Qe = Φedt (W s) Q = Φdt lm s Ee = dφe ds E = dφ ds Φ Φ THBV3_0102JA Me = dφe ds M = dφ ds
More informationMATLAB® における並列・分散コンピューティング ~ Parallel Computing Toolbox™ & MATLAB Distributed Computing Server™ ~
MATLAB における並列 分散コンピューティング ~ Parallel Computing Toolbox & MATLAB Distributed Computing Server ~ MathWorks Japan Application Engineering Group Takashi Yoshida 2016 The MathWorks, Inc. 1 System Configuration
More information29
9 .,,, 3 () C k k C k C + C + C + + C 8 + C 9 + C k C + C + C + C 3 + C 4 + C 5 + + 45 + + + 5 + + 9 + 4 + 4 + 5 4 C k k k ( + ) 4 C k k ( k) 3 n( ) n n n ( ) n ( ) n 3 ( ) 3 3 3 n 4 ( ) 4 4 4 ( ) n n
More information: 50 10 10 1. : : 3 : 4 : 2 2. : 1946 1975 1 : load: store: : : ( ) ( ) : 101 x 101 ------------- 101 101 ------------ 11001 2 ( ): 32 32 1 32 : 32 ( ) 32 ( ) : log 2 32 : : ( F) ( D) E W 1 4 : F D E
More information橡卒論.PDF
1329 1 1 2 2 2.1 2 2.1.1 1 2 2.1.2 2 4 2.1.3 3 6 2.2 8 2.2.1 8 2.2.2 12 2.3Booth 13 3 16 3.1 16 3.1.1Robertson 16 3.1.2Booth 18 3.2 19 3.2.1 19 3.2.2Wallace tree 21 3.3 25 3.4 27 3.4.1 4 27 3.4.22 Booth
More information2017 (413812)
2017 (413812) Deep Learning ( NN) 2012 Google ASIC(Application Specific Integrated Circuit: IC) 10 ASIC Deep Learning TPU(Tensor Processing Unit) NN 12 20 30 Abstract Multi-layered neural network(nn) has
More information? FPGA FPGA FPGA : : : ? ( ) (FFT) ( ) (Localization) ? : 0. 1 2 3 0. 4 5 6 7 3 8 6 1 5 4 9 2 0. 0 5 6 0 8 8 ( ) ? : LU Ax = b LU : Ax = 211 410 221 x 1 x 2 x 3 = 1 0 0 21 1 2 1 0 0 1 2 x = LUx = b 1 31
More informationuntitled
1 SS 2 2 (DS) 3 2.1 DS................................ 3 2.2 DS................................ 4 2.3.................................. 4 2.4 (channel papacity)............................ 6 2.5........................................
More information