MAX9257 EV.J
|
|
|
- かずひろ てっちがわら
- 5 years ago
- Views:
Transcription
1 9-76; Rev 0; 6/08 PART TYPE MAX957/MAX958EVKIT+ EV Kit DESIGNATN QTY DESCRIPTN C C6, C6 C9, C C5, C50 C55, C59 C65, C75 C80, C8 C0, C06 C, C, C5, C6 C7 C, C66 C7 C0, C, C8, C8 79 C, C8 C6 C9, C0 C05 C56, C57, C, C 8 ±0%, 6V X7R ceramic capacitors (00) TDK C005X7RC0K nf ±5%, 5V C0G ceramic capacitors (00) TDK C005C0GE0J 5pF ±5%, 50V C0G ceramic capacitors (00) TDK C005C0GH50J μf ±0%, 6V X7R ceramic capacitors (060) TDK C608X7RC05K 00μF ±0%, 6.V X5R ceramic capacitors (0) TDK C5X5R0J07M 0μF ±0%, 0V X5R ceramic capacitors (06) TDK C6X5RA06K D, D, D Green LEDs (060) DESIGNATN QTY DESCRIPTN D Red LED (060) FB FB0 0 70Ω at 00MHz ferrite beads, DC 000mA (060) Murata BLM8PG7SHB J, J6 x 0 header sockets J, J7 J LVDS connectors JAE Electronics MX900NQ USB type-b right-angle female receptacle J, J9 0 Not installed, dual-row ( x 5) headers J5, J0 x 6 header sockets J8 0 JU JU0, JU5, JU6, JU9 JU, JU0, JU JU, JU, JU7, JU8, JU JU9 Not installed, USB type-b rightangle female receptacle 9 -pin headers 0 -pin headers Q, Q n-channel MOSFETs (SOT) Fairchild N700 R, R, R6, R7 9.9Ω ±% resistors (00) Maxim Integrated Products
2 DESIGNATN QTY DESCRIPTN R, R, R5 R9, R8, R9, R6 R67 0kΩ ±5% resistors (00) R5, R, R kω ±5% resistors (00) R8, R68 00kΩ ±% resistors (00) R9, R69 00kΩ ±% resistors (00) R0, R, R, R5 R, R, R50, R5 R, R, R, R5, R5, R5 60Ω ±5% resistors (00) Ω ±5% resistors (00) 6 kω ±5% resistors (00) R0, R55, R56 00Ω ±5% resistors (00) R5 R, R70 0 Not installed, resistors (00) T, T Common-mode EMI chokes Würth 709 TP, TP, TP5 Test points (red) TP, TP, TP 6, 0 Not installed, test points U U Deserializer (8 LQFP) Maxim MAX958GCM+ Serializer ( 0 TQFN - E P *) M axi m M AX 957GTL+ DESIGNATN QTY DESCRIPTN U, U U, U U5, U 500mA LDOs (8 TQFN) Maxim MAX95ETA+.V, A LDOs ( 6 TS SOP - EP *) Maxim M AX8869E U E +.V, 00mA LDOs ( 6 S OT) M axi m M AX 888E U T+ U6, U Microcontrollers (6 QFN-EP*) U7, U5 U8, U6 Serial programmable clock generators (6 TSSOP) Cyclone II FPGAs ( TQFP) Altera EPC5TC6N U9, U7 FPGA serial-configuration devices (8 SO) Altera EPCSSI8N Y, Y 8MHz crystals (HCM9) -meter LVDS cable JAE Electronics MX9B-FF-L000 USB high-speed A-to-B cable, 6ft 5 Shunts PCB: MAX957/8 Evaluation Kit+ * FILE DESCRIPTN INSTALL.EXE Installs the EV kit files on your computer MAX957_8.EXE Application program ATUSBHID.DLL USB software library UNINST.INI Uninstalls the EV kit software SUPPLIER PHONE WEBSITE Altera Corp Digital Core Design JAE Electronics, Inc Murata Electronics North America, Inc TDK Corp w w w.com p onent.td k.com Würth Electronik GmbH & Co. KG
3
4
5 5
6 6
7 μ μ μ μ 7
8 8
9 μ μ μ μ μ μ 9
10 0
11 JUMPER SETTING DESCRIPTN -* MAX958 PD pin is pulled up to V CC by a kω resistor JU MAX958 PD pin is internally pulled down to ground JU * MAX958 LVDS line probing connector JU * MAX958 LVDS line probing connector JU JU5 JU6 JU7 JU8 JU9 JU0 JU JU JU5 JU6 -* MAX958 ERROR pin is pulled up to V CC by a kω resistor MAX958 ERROR pin is open-drain output -* MAX958 LOCK pin is pulled up to V CC by a kω resistor MAX958 LOCK pin is open-drain output -* MAX958 V CC connected to on-board LDO.V output MAX958 V CC connected to an external power supply -* MAX958 V CC connected to on-board LDO.V output MAX958 V CC connected to an external power supply -* MAX958 V CCPLL connected to on-board LDO.V output MAX958 V CCPLL connected to an external power supply -* MAX958 V CCSPLL connected to on-board LDO.V output MAX958 V CCSPLL connected to an external power supply -* MAX958 V CCLVDS connected to on-board LDO.V output MAX958 V CCLVDS connected to an external power supply - MAX958 is powered by on-board LDO U5, whose V DD input range is.5v to V -* MAX958 is powered by on-board LDO U, whose input is 5V - MAX958 LVDS cable line- connected to VDD -* MAX958 LVDS cable line- connected to ground -* MAX958 RX pin is connected to the on-board emulated ECU RX line MAX958 RX pin is disconnected from the on-board emulated ECU RX line (an external ECU RX line can connect to J-7) -* MAX958 TX pin is connected to the on-board emulated ECU TX line MAX958 TX pin is disconnected from the on-board emulated ECU TX line (an external ECU TX line can connect to J-5)
12 JUMPER SETTING DESCRIPTN JU7 JU8 JU9 JU0 JU JU JU JU JU5 JU6 JU7 JU8 JU9 * - MAX957 SCL/TX pin is pulled up to V CC -* MAX957 SCL/TX pin is pulled up to V CC - MAX957 SDA/RX pin is pulled up to V CC -* MAX957 SDA/RX pin is pulled up to V CC -* MAX957 V CC connected to on-board LDO.V output MAX957 V CC connected to an external power supply -* MAX957 V CC connected to on-board LDO.V output MAX957 V CC connected to an external power supply -* MAX957 V CCFPLL connected to on-board LDO.V output MAX957 V CCFPLL connected to an external power supply -* MAX957 V CCSPLL connected to on-board LDO.V output MAX957 V CCSPLL connected to an external power supply -* MAX957 V CCLVDS connected to on-board LDO.V output MAX957 V CCLVDS connected to an external power supply - MAX957 J6 connector one side connected to V CC -* MAX957 J6 connector one side connected to ground -* MAX957 REM pin connected to V CC (ECU needs to remotely wake up MAX957) - MAX957 REM pin connected to ground -* MAX957 SCL/TX pin is connected to the on-board emulated camera RX line - MAX957 SCL/TX pin is connected to the on-board emulated camera SCL line MAX957 SCL/TX pin is disconnected from the on-board emulated camera (an external camera RX or SCL line might connect to J6-5) -* MAX957 SDA/RX pin is connected to the on-board emulated camera TX line - MAX957 SDA/RX pin is connected to the on-board emulated camera SDA line MAX957 SDA/RX pin is disconnected from the on-board emulated camera (an external camera TX or SDA line may connect to J6-7) - MAX957 is powered by on-board LDO U, whose V DD input range is.5v to V -* MAX957 is powered by on-board LDO U, whose input is +5V - LVDS cable line- connected to VDD -* LVDS cable line- connected to ground JU0 * LVDS line probing connector JU * LVDS line probing connector
13 JU N.C. 5 RX_ 6 TX_IN 7 LOCK 8 PCLK_ 9 VSYNC_ 0 HSYNC_ D5 N.C. C8 C9 C6 J-9 J-9 J-7 J-5 J- J-5 HSYNC_ PCLK_ D8 D9 VSYNC_ RX_ VDD- TX_IN J-7 J- J-0 J-0 J-8 J-6 J- J-6 J-8 J- J J- J- J- J- PD ERROR LOCK J5- J5- J5-5 J5-7 J5-9 J5- J5- J5- J5-6 J5-8 J5-0 J5- J5 J- J- J- J- J J-9 J-9 J-7 J-5 J- J-5 J-7 J- J-0 J-0 J-8 J-6 J- J-6 J-8 J- J- J- J- J- D6 D7 D D5 D D D0 D D D5 D D D0 D MAX958 U VDD- SDI+ SDI- 8 7 CCEN 6 D0 5 D D D D D5 0 D N.C. 5 D7 6 N.C. D9 D8 D D0 5 N.C. 6 SPLL 7 SPLL 8 D 9 D 0 D T R 0kΩ R 0kΩ C7 R 9.9Ω % R 9.9Ω % JU JU N.C. - PD 5 LVDS 6 SDI- 7 SDI+ 8 LVDS 9 PLL 0 PLL ERROR N.C. - PD CCEN - LOCK D GRN LVDS- PLL- RX_ TX_IN LOCK PCLK_ VSYNC_ HSYNC_ D5 -D ERROR SDI- SDI+ D7 D8 D9 D0 D D D D SPLL- CCEN D0 D D D D D5 D6 -C TP JU R5 kω R kω JU R kω JU5 R 60Ω R 60Ω D RED Q ERROR Q RX_FPGA- RX_ JU5 TX_FPGA- TX_IN JU6 -C C7 nf C -D C8 nf C - C9 nf C PLL- C0 nf C SPLL- C nf C5 LVDS- C nf C6
14 SS N.C. 0 JU6 PB7 PE PE5 RESET XTAL XTAL PD0 PD PD PD PD PD5 PD6 PD7 J J- J- J- J U6 AT90USB A AREF PF0 PF PF PF PF PF5 PF6 PF7 PE7 U D- 5 D+ 6 U 7 UCAP 8 VBUS 9 PE 0 PB0 PB PB PB PB 5 PB5 6 PB SHUTDOWN- SUSPEND- PA0 PA PA _ECU XTALIN XTAL INIT_DONE- _ECU CCEN CONFIG- _ECU PE6 INT_UART- TP _ECU XTAL C _ECU _ECU VDD- IN POK SCL_MCU- SDA_MCU- AD0- AD- AD- R Ω C μf R Ω C U7 CY9 6 CLKC SHUTDN/OE 5 VDD S/SUSPEND A AVDD XTALIN SCLK(S) 5 XTAL SDAT(S0) 6 XBUF 7 CLKD 0 CLKA 8 CLKE CLKB C0 5pF Y 8MHz C 5pF XTALIN SHUTDOWN- SUSPEND- C5 SCL_MCU- SDA_MCU- CLK_UART- C R kω R kω _ECU U +5V +5V 8 PA AD- C6 7 00μF PA AD- 6 PA5 AD5-5 PA6 AD6- PA7 AD7- PE ALE- TP PC7 PC6 CS_IC- 0 PC5 CS_UART- 9 PC FPGA_RESET- 8 PC STATUS- 7 PC CONF_DONE- C8 6 PC 00μF 5 R0 GRN PC0 60Ω D PE RD- PE0 WR- IN C50 IN POK SHDN N.C. IN C5 IN IN 5 IN 6 RST 7 SHDN MAX95 +.V SET U MAX8869 N.C. SET R8 00kΩ % R9 00kΩ % C7 00μF C9 00μF C5 _ECU C5 - FB - -C FB -D JU7 C56 C5 0μF U5 SHDN MAX888 FB JU8 FB PLL- PLL JU JU9 FB SPLL- SPLL C57 C55 0μF JU0 FB5 LVDS- LVDS A SINGLE 5V POWER SUPPLY IS CONNECTED THROUGH THE 5V AND THE PADS. THE MAX957 POWER SUPPLIES ARE OPTNALLY PROVIDED INDIVIDUALLY
15 _PLL D_PLL _PLL CLK CLK5 CLK6 CLK7 MSEL0 MSEL CONF_DONE STATUS CEO INIT_DONE A_PLL A_PLL INT INT ASDO ASDI- CSO CRC_ERROR CLKUSR _ECU _ECU _ECU TX_FPGA- RX_FPGA- _ECU _ECU _ECU _ECU FPGA_RESET- _ECU INT_UART- WR- RD- +.V +.V ALE- AD7- AD6- AD5- AD- _ECU AD- AD- AD- AD0- CLK_UART- _ECU CONF_DONE- INIT_DONE- STATUS- _ECU SYNC_ECU AD- AD- AD0- TDO TMS TCK TDI DATAO DCLK DATA- DCLK- CE CE- CLK0 CLK CONFIG CLK CLK R7 0kΩ R8 0kΩ R5 0kΩ R0 00Ω R6 0kΩ R9 0kΩ +.V +.V.V +.V _PLL O_PLL _PLL INT INT A_PLL A_PLL CS DATA CS- DATA- C DCLK ASDI DCLK- U9 J EPCS _ECU ASDI- C C C5 C6 C7 C8 C9 C0 C C C C C5 C 6 C7 C8 C9 C0 DCLK- J- J- J-5 J-7 J-9 J- J- J-6 J-8 J-0 CONFIG- DATA- ASDI- CONF_DONE- CE- CS- _ECU _ECU +.V CS- CONFIG- CS_UART- CS_C- EPC5T U8
16 6 JU9 DIN9/GP DIN0/GP 5 DIN/GP 6 DIN/GP 7 DIN/GP5 8 DIN/GP6 9 FPLL 0 FPLL 0 DIN0 7 SDO+ 8 LVDS 9 REM SDA/RX 6 SCL/TX 5 PCLK_IN VSYNC_IN HSYNC_IN DIN5/GP7 C77 C78 R7 C66 nf C75 C68 nf C6 C65 C7 nf J6- J6- J6- J6-5 J6-7 J6-5 DIN7 DIN8 PCLK_IN VDD DIN6 DIN DIN0 DIN DIN DIN5 DIN J6- J6-9 J6- J6- J6- J6-6 J6-8 J6-6 J6- J6-0 J6 J6-7 J6-9 J6-8 J6-0 DIN9 J0- J0- J0-7 J0-5 J0- J0-9 J0- J0- J0-8 J0-6 J0- J0-0 J0 J7- J7- J7- J7- J7 J6- J6- J6- J6-5 J6-7 J6-5 J6- J6-9 J6- J6- J6- J6-6 J6-8 J6-6 J6- J6-0 J6-7 J6-9 J6-8 J6-0 MAX957 U HSYNC_IN VSYNC_IN C59 C67 nf C60 0 DIN8/GP0 DIN8 DIN0 DIN DIN DIN VDD SDO+ SDO- DIN PCLK_IN DIN5 FPLL R R -A 9 DIN7 DIN7 R 8 DIN6 DIN6 R 7 DIN5 DIN5 R0 6 DIN DIN R9 5 DIN DIN R8 DIN DIN R6 R5 DIN SDO+ 6 SDO- 5 LVDS SPLL SPLL GP9 GP8 SDO- LVDS SPLL DIN DIN0 R R R70 R kω R5 kω R JU7 RX_FPGA SCL_FPGA JU6 -B C69 nf C6 JU8 TX_FPGA SDA_FPGA JU7 JU DIN5 R0 DIN DIN DIN DIN DIN0 R9 R8 R7 R6 R5 C7 nf C6 TP TP5 JU5 C70 nf C6 T R8 0kΩ R9 0kΩ C76 R6 9.9Ω % R7 9.9Ω % JU0 JU
17 PB7 PE PE5 RESET XTAL XTAL PD0 PD PD PD PD PD5 PD6 PD7 J8 J8- J8- J8- J8- _CAMERA C79 _CAMERA U +5V MAX95 SCL_MCU SDA_MCU SHUTDOWN SUSPEND A AREF PF0 PF PF PF PF PF5 PF6 PF7 PA0 PA PA SYNC_OE AD0 AD AD _CAMERA XTAL XTAL R5 Ω C8 μf +5V 8 INIT_DONE PE6 PA AD C0 7 00μF PE7 PA AD R50 Ω 6 U PA5 AD5 5 D- PA6 AD6 5 D+ PA7 AD7 6 U PE ALE _CAMERA 7 TP7 UCAP U PC7 8 VBUS AT90USB8 PC6 CS_IC 9 0 PE PC5 CS_UART 0 9 PB0 PC FPGA_RESET 8 PB PC STATUS 7 PB PC CONF_DONE 6 PB PC 5 R5 GRN PC0 PB 60Ω D 5 PE RD PB5 C0 6 PE0 WR CONFIG PB6 00μF INT_UART INT_IC R5 TP6 kω _CAMERA Y 8MHz XTAL C80 C8 C8 5pF 5pF R5 kω XTAL _CAMERA VDD U5 C 0μF CY9 6 CLKC SHUTDN/OE 5 VDD S/SUSPEND C A AVDD XTALIN SCLK(S) 5 XTAL SDAT(S0) 6 XBUF 7 0 CLKD CLKA 8 CLKE CLKB SHUTDOWN SUSPEND SCL_MCU SDA_MCU CLK_UART CLK_IC _CAMERA C5 IN C06 IN POK SET SHDN U MAX N.C. N.C. 5 IN C08 IN IN IN C0 C C 0μF 5 IN 6 RST SET 7 0 SHDN SS N.C. POK U SHDN MAX888 FB A SINGLE 5V POWER SUPPLY IS CONNECTED THROUGH THE 5V AND THE PADS. THE MAX957 POWER SUPPLIES ARE OPTNALLY PROVIDED INDIVIDUALLY. +.V C0 C07 R68 00μF 00kΩ % R69 00kΩ % _CAMERA C05 C09 00μF JU9 FB6 -A FB7 -B JU0 JU FB8 FPLL FPLL JU8 JU FB9 SPLL SPLL JU FB0 LVDS LVDS
18 EPC5T _PLL D_PLL _PLL CLK CLK5 CLK6 CLK7 MSEL0 MSEL CONF_DONE STATUS CEO INIT_DONE A_PLL A_PLL INT INT ASDO ASDI CSO CRC_ERROR CLKUSR _CAMERA _CAMERA _CAMERA TX_FPGA SCL_FPGA SDA_FPGA RX_FPGA _CAMERA _CAMERA _CAMERA _CAMERA _CAMERA FPGA_RESET _CAMERA INT_UART INT_C WR RD.V.V ALE AD7 AD6 AD5 AD _CAMERA AD AD AD AD0 CLK_UART CLK_C _CAMERA CONF_DONE INIT_DONE STATUS _CAMERA SYNC_OE VSYNC_IN HSYNC_IN PCLK_IN AD AD AD0 TDO TMS TCK TDI DATAO DCLK DATA DCLK CE CE CLK0 CLK CONFIG U6 CLK CLK R6 0kΩ R67 0kΩ R56 00Ω R55 00Ω R66 0kΩ R65 0kΩ.V.V.V.V _PLL O_PLL _PLL INT INT A_PLL A_PLL CS DATA CS DATA C6 DCLK ASDI DCLK U7 J9 EPCS _CAMERA ASDI C0 C96 C95 C9 C9 C9 C9 C90 C89 C88 C87 C86 C85 C8 C97 C98 C99 C00 DCLK J9- J9- J9-5 J9-7 J9-9 J9- J9- J9-6 J9-8 J9-0 CONFIG DATA ASDI CONF_DONE CE CS _CAMERA _CAMERA.V CS CONFIG CS_UART CS_C R6 0kΩ
19 9
20 0
21
22
23 Maxim Integrated Products, 0 San Gabriel Drive, Sunnyvale, CA Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc.
MAX11014 EV.J
19-4147; Rev 1; 9/08 PART MAX11014EVKIT+ TYPE EV Kit DESIGNATION QTY DESCRIPTION C1, C8, C11 C14, C18, C22, C23, C34 C43, C45, C51 C2, C7, C15, C16, C17, C21, C26, C27, C31, C33, C44, C46, C47, C48, C52,
MAX7319 EV.J
19-4043; Rev 0; 2/08 PART TYPE MAX7319EVKIT+ EV Kit DESIGNATION QTY DESCRIPTION C1, C5 C9, C17, C18, C37 9 0.1μF ±10%, 16V X7R ceramic capacitors (0603) TDK C1608X7R1C104K C2 0 Not installed, capacitor
MAX1213N EV.J
19-0610; Rev 0; 7/06 DESIGNATION QTY DESCRIPTION C1 C9, C13, C15, C16, C18, C19, C20, C35 C39, C49, C52 22 C10, C27, C28, C40 4 C11, C30 2 C12, C17, C58 C71 0 C14, C33 2 C21 C24 4 C25, C26, C51, C53, C54,
MAX191 EV J
-0; Rev ; / µ µ PART TEMP. RANGE BOARD TYPE MAXEVSYS-DIP 0 C to +0 C Through-Hole MAXEVKIT-DIP 0 C to +0 C Through-Hole 0CMODULE-DIP 0 C to +0 C Through-Hole Evaluates: MAX Maxim Integrated Products Evaluates:
部 品 メーカー SUPPLIER PHONE WEBSITE Murata Electronics North America, Inc. 770-436-1300 www.murata-northamerica.com TDK Corp. 847-803-6100 www.component.t
19-4953; Rev 0; 9/09 MAX4951AEの 評 価 キット 概 要 MAX4951AEの 評 価 キット(EVキット)は デュアルチャ ネルバッファMAX4951AEの 評 価 を 行 うための 実 証 済 みの 設 計 を 提 供 します このEVキットには アプリケーション 回 路 特 性 評 価 回 路 および2 組 の 較 正 用 トレースの 4つのセクションが 含 まれています
Stratix IIデバイス・ハンドブック Volume 1
3. & SII51003-4.0 IEEE Std. 1149.1 JTAG Stratix II IEEE Std. 1149.1 JTAG BST JTAG Stratix II Quartus II Jam.jam Jam Byte-Code.jbc JTAG Stratix II JTAG BST IOE I/O JTAG CONFIG_IO I/O Stratix II JTAG Stratix
コンフィギュレーション & テスト
SIIGX51005-1.0 5. & IEEE Std. 1149.1 (JTAG) Stratix II GX IEEE Std. 1149.1 JTAG BST JTAG Stratix II GX Quartus II Jam (.jam) Jam Byte-Code (.jbc) JTAG Stratix II GX JTAG BST IOE I/O JTAG CONFIG_IO I/O
OPA277/2277/4277 (2000.1)
R OPA OPA OPA OPA OPA OPA OPA OPA OPA µ µ ± ± µ OPA ±± ±± ± µ Offset Trim Offset Trim In OPA +In -Pin DIP, SO- Output NC OPA Out A In A +In A A D Out D In D +In D Out A In A +In A A B Out B In B +In B
mbed祭りMar2016_プルアップ.key
1 2 4 5 Table 16. Static characteristics (LPC1100, LPC1100L series) continued T amb = 40 C to +85 C, unless otherwise specified. Symbol Parameter Conditions Min Typ [1] Max Unit Standard port pins, RESET
MAX1241EV Kit.J
-0; Rev ; / µ µ µ DSIGNATION QTY C C, C, C C.µF capacitor C DSCRIPTION C 0.0µF capacitor J J JU, JU 0.0µF capacitor 0.µF capacitors 0µF capacitor x0 header -pin header -pin headers R kω resistor U MAXBCPA
Cyclone II Device Handbook
VI. Cyclone II Cyclone II JTAG 13 Cyclone II 14 Cyclone II IEEE 1149.1 (JTAG) Altera Corporation VI 1 Preliminary Cyclone II, Volume 1 13 14 / 13 2004 11 v1.1 2004 6 v1.0 14 2004 6 v1.0 AS AS 13-8 MAX
96R22J NN396AEVB
96R22J Total Pages 4 Page The product specifications described in this book are subject to change without notice for the product which is currently under development. At the final stage of your design,
EVBUM2170JP - LC87F1M16A評価ボードユーザーマニュアル
EVAL BOARD USER S MANUAL Table 1. LC87F1M16A Version 0x1000 _Application.exe _driver.inf (USB DG1 1Ma1 EVK) USB-mini (FSS 43085 05 ) CD-ROM* 1 1 1 1 OS Windows XP profile.net Framework4 Client Profile
32R22J NN332AEVB
32R22J Total Pages 4 Page The product specifications described in this book are subject to change without notice for the product which is currently under development. At the final stage of your design,
MAX4886 DS.J
19-0807; Rev 0; 4/07 EVALUATION KIT AVAILABLE μ PART TEMP RANGE PIN- PACKAGE PKG CODE ETO+ -40 C to +85 C 42 TQFN-EP* T42359OM-1 * EYE DIAGRAM ( = 3.3V, f = 2.6GHz 600mV P-P PRBS SIGNAL+) * PRBS = PSUEDORANDOM
OPA134/2134/4134('98.03)
OPA OPA OPA OPA OPA OPA OPA OPA OPA TM µ Ω ± ± ± ± + OPA OPA OPA Offset Trim Offset Trim Out A V+ Out A Out D In +In V+ Output In A +In A A B Out B In B In A +In A A D In D +In D V NC V +In B V+ V +In
MAX665S//X ABSOLUTE MAXIMUM ATINGS B4P to PKN (MAX665X) to 24 B3P to PKN (MAX665) to 8 B2P to PKN (MAX665S) to 2 BP to PKN, B2P to B
9-65; ev ; / µ µ MAX665S//X PAT MAX665SESA MAX665ESA MAX665XESA TEMP. ANGE -4 C to 85 C -4 C to 85 C -4 C to 85 C PIN- PACKAGE 8 SO 8 SO 8 SO CELL COUNT 2 3 4 TOP IEW () I.C. (B4P) 8 I.C. [B3P] B4P B3P
pin-csp011.xls
CSP-011-130E(EPF10K130ERC240) ピン番号 デバイスピン名称 信号名 内容 処理 1 TCK TCK JTAG:TCK プルダウン / 内部使用 2 CONF_DONE CONF_DONE CONF_DONE プルアップ / 内部使用 3 nceo nceo CEO プルアップ / 内部使用 4 TDO TDO JTAG:TDO プルアップ / 内部使用 5 VCCINT
Cyclone IIIデバイスのI/O機能
7. Cyclone III I/O CIII51003-1.0 2 Cyclone III I/O 1 I/O 1 I/O Cyclone III I/O FPGA I/O I/O On-Chip Termination OCT Quartus II I/O Cyclone III I/O Cyclone III LAB I/O IOE I/O I/O IOE I/O 5 Cyclone III
MAX9471/2 DS.J
19-0524; Rev 0; 5/06 * * ± PART TEMP RANGE PIN- PACKAGE TOP VIEW X2 X1 FSO/SCL FS1/SDA 16 17 18 19 20 + PD FS2 15 14 1 TUNE 2 13 VDD 12 VDD 11 GND MAX9471 VDDA 3 AGND 4 GND 5 CLK1 TQFN (5mm x 5mm) 10 9
ESP32-KEY-KIT-R1 (ESP-WROOM-32 ) Copyright c 2
ESP32-KEY-KIT-R1 (ESP-WROOM-32 ) http://www.microfan.jp/ http://store.shopping.yahoo.co.jp/microfan/ http://www.microfan.jp/shop/ 2017 4 Copyright c 2017 MicroFan, All Rights Reserved. i 1 ESP32-KEY-KIT-R1
1. 3 1.1.....3 1.2... 3 1.3... 5 2. 6 3. 8 4. Beryll 9 4.1... 9 4.2... 9 4.3... 10 4.4... 10 5. Beryll 14 5.1 Cyclone V GX FPGA... 14 5.2 FPGA ROM...
Mpression Beryll Board Revision 1.0 2014/2 2014/2 Mpression by Macnica Group http://www.m-pression.com 1. 3 1.1.....3 1.2... 3 1.3... 5 2. 6 3. 8 4. Beryll 9 4.1... 9 4.2... 9 4.3... 10 4.4... 10 5. Beryll
USB-Blasterダウンロード・ケーブル・ユーザガイド
USB-Blaster 101 Innovation Drive San Jose, CA 95134 www.altera.com 2.3 2007 5 UG-USB81204-2.3 P25-10325-03 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company,
AD725: 輝度トラップ・ポートを備えた低コスト RGB-NTSC ／ PAL エンコーダ
AD725 NTSC/PAL HSYNC VSYNC 4FSC CLOCK XNOR CSYNC 4FSC CSYNC BURST NTSC/PAL 4FSC FSC 90 C FSC 0 C CSYNC FSC 90 C/270 C CLOCK AT 8FSC RED DC CLAMP Y X2 GREEN BLUE DC CLAMP DC CLAMP U V NTSC/PAL X2 X2 STND
LP3470 Tiny Power On Reset Circuit (jp)
Tiny Power On Reset Circuit Literature Number: JAJS547 IC ( C) CMOS IC 2.63V 2.93V 3.08V 3.65V 4.00V 4.38V 4.63V 6 (V RTH ) 2.4V 5.0V V CC (L ow ) ( ) V CC ( ) IC SOT23-5 1 : 2.63V 2.93V 3.08V 3.65V 4.00V
matrox0
Image processing products Hardware/Software Software Hardware INDEX 4 3 2 12 13 15 18 14 11 10 21 26 20 9 8 7 6 5 Hardware 2 MatroxRadient 3 MatroxSolios MatroxMorphis MatroxVio 10 MatroxOrionHD 11 MatroxConcord
Microsoft Word - TY_WLAN_WBSBMVGXB-1_EVBManual_V1.3J_ doc
ワイヤレス LAN & Bluetooth モジュール評価ボード ( for WYSBMVGX4 / WYSBMVGX4-I / WYSBMVGXB ) この評価ボードは 実験検証用であり 品質を保証するものではありません また 評価ボードに使用している回路や部品 ソフトウェアは最新の物ではないことがあります 1/16 注意 : このモジュールは 日本の輸出管理下にあるデバイスドライバが必要です お客様の国やアプリケーション
EVBUM2149JP - 静電容量タッチセンサ用容量デジタルコンバータLSI評価キット取扱説明書
() (1 ) 4 EVAL BOARD USER S MANUAL LC717A00AR01GEVB LC717A00AR02GEVB LC717A00AR03GEVB LC717A00ARGPGEVB USB I 2 CMM FT232H USB LC717A00AR OS Windows XP (32 bit), Windows 7 (32 bit) 16 MB 500 kb USB2.0 1.
ECP2/ECP2M ユーザーズガイド
Lattice MachXO Lattice Lattice MachXO_design_guide_rev2.2.ppt Page: 2 1. MachXO 1-1. 1-2. PLL 1-3. JTAG 1-4. 2. MachXO I/O Bank I/O 2-1. I/O BANK 2-2. I/O I/F 2-3. I/F 2-4 I/F 2-5. 2-6. LVDS I/F 2-7. I/F
R1RW0408D シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
IEEE (JTAG) Boundary-Scan Testing for Stratix II & Stratix II GX Devices
4. Stratix II Stratix II GX IEEE 49. (JTAG) SII529-3. PCB PCB Bed-of-nails PCB 98 Joint Test Action Group (JTAG) IEEE Std. 49. (BST) PCB BST 4-4-. IEEE Std. 49. Serial Data In Boundary-Scan Cell IC Pin
2 5 6 9 19 20 23 31 32 35 39 40 41 47 48 51 52 55 1 2 1 2 3 3 4 1 2 3 4 5 5 1 2 3 6 4 5 6 7 7 8 8 1 2 3 9 4 5 6 7 8 10 9 10 11 11 1 2 3 4 12 5 6 7 8 13 1 2 14 3 4 15 1 2 3 4 16 5 17 18 19 1 2 20 1 2 3
Unidirectional Measurement Current-Shunt Monitor with Dual Comparators (Rev. B
www.tij.co.jp INA206 INA207 INA208 INA206-INA208 INA206-INA208 V S 1 14 V IN+ V S 1 10 V IN+ OUT CMP1 IN /0.6V REF 2 3 1.2V REF 13 12 V IN 1.2V REF OUT OUT CMP1 IN+ 2 3 9 8 V IN CMP1 OUT CMP1 IN+ 4 11
S1C60N05データシート
PF19-2 Micro MN 4-bit Single Chip Microcomputer µ µ 1 SC2 SC1 RESET RM 1,56 words x 12 bits SC System Reset Control Core CPU S1C6B RAM 8 words x 4 bits nterrupt Generator CM~ SEG~19 LCD Driver nput Port
Arria GXデバイスのIEEE (JTAG)バウンダリ・スキャン・テスト
3. Arria GX IEEE 49. (JTAG) AGX523-. PCB PCB Bed-of-nails PCB 98 Joint Test Action Group (JTAG) IEEE Std. 49. (BST) PCB BST 3 3. IEEE Std. 49. Serial Data In Boundary-Scan Cell IC Pin Signal Serial Data
AN 100: ISPを使用するためのガイドライン
ISP AN 100: In-System Programmability Guidelines 1998 8 ver.1.01 Application Note 100 ISP Altera Corporation Page 1 A-AN-100-01.01/J VCCINT VCCINT VCCINT Page 2 Altera Corporation IEEE Std. 1149.1 TCK
Triple 2:1 High-Speed Video Multiplexer (Rev. C
www.tij.co.jp OPA3875 µ ± +5V µ RGB Channel OPA3875 OPA3875 (Patented) RGB Out SELECT ENABLE RED OUT GREEN OUT BLUE OUT 1 R G B RGB Channel 1 R1 G1 B1 X 1 Off Off Off 5V Channel Select EN OPA875 OPA4872
LT 低コスト、シャットダウン機能付き デュアルおよびトリプル300MHz 電流帰還アンプ
µ µ LT1398/LT1399 V IN A R G 00Ω CHANNEL A SELECT EN A R F 3Ω B C 97.6Ω CABLE V IN B R G 00Ω EN B R F 3Ω 97.6Ω V OUT OUTPUT (00mV/DIV) EN C V IN C 97.6Ω R G 00Ω R F 3Ω 1399 TA01 R F = R G = 30Ω f = 30MHz
ma_sk_3302_jp
1 4 1.1............... 4 1. CE.............................. 4 1.3................. 4 1.4........................ 4 4 3 5 3.1........................... 5 3.1.1............................. 5 3.1...........................
U-PHORIA UMC404HD/UMC204HD/UMC202HD/UMC22/UM2
U-PHORIA UMC404HD Audiophile 4x4, 24-Bit/192 khz USB Audio/MIDI Interface with MIDAS Mic Preamplifiers UMC204HD Audiophile 2x4, 24-Bit/192 khz USB Audio/MIDI Interface with MIDAS Mic Preamplifiers UMC202HD
02_Matrox Frame Grabbers_1612
Matrox - - Frame Grabbers MatroxRadient ev-cxp Equalizer Equalizer Equalizer Equalizer 6.25 Gbps 20 Mbps Stream channel Control channel Stream channel Control channel Stream channel Control channel Stream
MAX IIデバイスのIEEE （JTAG）バウンダリ・スキャン・テスト
3. MAX II IEEE 49. JTAG MII54-.6 PCB PCB Bed-of-nails PCB 98 Joint Test Action Group JTAG IEEE Std. 49. BST PCB BST 3 3. IEEE Std. 49. Serial Data In Boundary-Scan Cell IC Pin Signal Serial Data Out Core
LM4663 2 Watt Stereo Class D Audio Pwr Amp w/Stereo Headphone Amplifier (jp)
2 Watt Stereo Class D Audio Power Amplifier with Stereo Headphone Amplifier Literature Number: JAJS693 Boomer 2006 4 A very minor text edit (typo). (MC) Converted to nat2000 DTD. Few edits on Table 1 and
uPC2745TB,uPC2746TB DS
Bipolar Analog Integrated Circuits 3 V IC µpc275tb, µpc27tb IC3 V V NESAT ft = 2 GHz IC VCC = 2.73.3 V VCC = 3.3 V µpc275tbfu = 2.7 GHz TYP. @3 db µpc27tbfu = 1.5 GHz TYP. @3 db µpc275tbisl = 38 db TYP.
AN15880A
DATA SHEET 品種名 パッケージコード QFH064-P-1414H 発行年月 : 2008 年 12 月 1 目次 概要.. 3 特長.. 3 用途.. 3 外形.. 3 構造...... 3 応用回路例.. 4 ブロック図.... 5 端子.. 6 絶対最大定格.. 8 動作電源電圧範囲.. 8 電気的特性. 9 電気的特性 ( 設計参考値 )... 10 技術資料.. 11 入出力部の回路図および端子機能の
細線同軸コネクタ 製品シリーズ
細線同軸コネクタ / Horizontal mating type / 0.5 mm pitch ( 関連シリーズ FPC コネクタ ) Product name CABLINE -VS II CABLINE -VS IIF CABLINE -VS CABLINE -VSF 製品写真をクリックすると 各製品紹介ページがご覧いただけます Feature EMI シールドカバー付きメカニカルロック EMI
LT レール･トゥ･レール電流センス･アンプ
V CC AVG PROG LTMS GND IN IN k % V IN LTC SYNCHRONOUS BUCK REGULATOR I TH INTV CC.k % FB (V BATT.V) TO V V IN LT/ F I BATT TO A SIMPLIFIED SCHEMATIC. SEE FIGURE FOR COMPLETE SCHEMATIC SW µf V µh.ω.m.%
Цифровой спутниковый ресивер Lumax DV 2400 IRD
13... 3 1.... 5 1.1 1.2... 5... 6 2.... 7 2.1 2.2 2.3... 7... 8... 9 3.... 10 3.1... 10 3.1.1 RF...10 3.1.2 SCART...11 3.2... 12 3.2.1 DISH IN...12 3.2.2 DiSEqC...13 4..... 14 4.1 0003.... 15 4.1.1...15
19_22_26R9000操作編ブック.indb
8 19R900022R900026R9000 25 34 44 57 67 2 3 4 10 37 45 45 18 11 67 25 34 39 26 32 43 7 67 7 8 7 9 8 5 7 9 21 18 19 8 8 70 8 19 7 7 7 45 10 47 47 12 47 11 47 36 47 47 36 47 47 24 35 8 8 23 12 25 23 OPEN
FEEL Prod Grap PH_Artwork_P0AVS QSG JP A4_ _Rev.11.indd
EUROPORT MPA40BT-PRO/MPA40BT All-in-One Portable 40-Watt PA System with Bluetooth Connectivity, Battery Operation and Transport Handle 2 EUROPORT MPA40BT-PRO/MPA40BT 3 ¼" TS 1. 2. 3. 4. 5. 6. 7. 8. 9.
j9c11_avr.fm
AVR Type: AVR-M AVRL Issue date: September 211 RoHS EU Directive 22/95/EC PBB PBDE (1/1) SMD RoHS AVR AVR-M AVRL Varistor 2Zener diode Current(A) Positive direction 1 1 1 2 1 3 1 4 1 5 Zener diode /Vz:6.8V
Contents 1 Contents 1 2 USB3.0 Connectors Plug Cables USB Connectors Mini-B Receptacles 3 Plugs HDMI Connectors Type E Receptacles 6 Plu
ELECT R ONIC COMPONENT S IFC07 B-03 USB Connectors HDMI Connectors DisplayPort Connectors Contents 1 Contents 1 2 USB3.0 Connectors Plug Cables 2 3 4 USB Connectors Mini-B Receptacles 3 Plugs 4-5 6 7 HDMI
MDS_PowerSupplies_JP_
Medical Power Supplies From The World s o. Power Supply Company pril 207 www.deltapsu.com ...... 2-3... 4-3 MDS 040PS (2/5/8/)... 4 MDS 065PS (2/5/8/)... 5 MDS 00PS (2/5/8/)... 6 MDS 00BPS (2/5/8/)...
DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter (jp)
DAC121S101 DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter Literature Number: JAJSA89 DAC121S101 12 D/A DAC121S101 12 D/A (DAC) 2.7V 5.5V 3.6V 177 A 30MHz 3 SPI TM QSPI MICROWIRE
MEDIAEDGE MEDIAEDGE TEL FAX :00 12:00 13:00 17: MEDIAEDGE MEDIAEDGE 8. HDMI HDMIHigh-Definition M
VPM-H1 HDMI http://www.mediaedge.co.jp http://www.mediaedge.co.jp TEL:078-265-1551 FAX:078-265-1550 TEL:03-3517-1655 FAX:03-3517-1657 10 00 12 00 13 00 17 00 e-mail:info-mec@mediaedge.co.jp 651-0083 5-1-14
AN6591FJM
IC AN6591FJM PHS, PLL IC AN6591FJMPHSIF PLL IC QFN (Quad flat non-leaded PKG) (0.63) 34 44 R0.30 6.20±0.10 (6.00) 33 23 1 11 (0.63) 22 12 3-C 0.50 (6.00) 6.20±0.10 0.20±0.10 0.80 max Unit : mm, PLL,, APC
NL-22／NL-32取扱説明書_操作編
MIC / Preamp ATT NL-32 A C ATT AMP 1 AMP 2 AMP 3 FLAT FLAT CAL.SIG. OVER LOAD DET. AMP 4 AMP 5 A/D D/A CONV. AMP 6 AMP 7 A/D CONV. Vref. AMP 8 AMP 10 DC OUT AMP 9 FILTER OUT AC DC OUT AC OUT KEY SW Start
R1RW0416DI シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
LMV851/LMV852/LMV854 8 MHz Low Power CMOS, EMI Hardened Operational Amplifi(jp)
LMV851,LMV852,LMV854 LMV851/LMV852/LMV854 8 MHz Low Power CMOS, EMI Hardened Operational Amplifiers Literature Number: JAJSAM3 LMV851/LMV852/LMV854 8MHz CMOS EMI LMV851/LMV852/LMV854 CMOS IC 40 125 LMV851/
液晶プロジェクター CP-S317J/X327J 取扱説明書
CP-S317/CP-X327/CP-X328 STANDBY/ON VIDEO RGB SEARCH ASPECT MAGNIFY ON OFF FREEZE POSITION ESC HOME END PAGE DOWN ENTER AUTO PAGE UP BLANK VOLUME MUTE KEYSTONE MENU RESET TANDBY/ON INPUT KEYSTONE RESET
R1LV0416Dシリーズ データシート
Wide Temperature Range Version 4M SRAM (256-kword 16-bit) RJJ03C0237-0100 Rev. 1.00 2007.05.24 262,144 16 4M RAM TFT 44 TSOP II 48 CSP 0.75mm 3.0V 2.7V 3.6V 55/70ns max 3µW typ V CC =3.0V 2CS 40 +85 C
5 30 B36B3 4 5 56 6 7 3 4 39 4 69 5 56 56 60 5 8 3 33 38 45 45 7 8 4 33 5 6 8 8 8 57 60 8 3 3 45 45 8 9 4 4 43 43 43 43 4 3 43 8 3 3 7 6 8 33 43 7 8 43 40 3 4 5 9 6 4 5 56 34 6 6 6 6 7 3 3 3 55 40 55
MAX DS.J
9-83; Rev ; / µ µ PART TEMP. RANGE PIN- PACKAGE TOP M ARK MAX442EXK-T -4 C to +85 C 5 SC7-5 ABH MAX442EUK-T -4 C to +85 C 5 SOT23-5 ADOL MAX443EKA-T -4 C to +85 C 8 SOT23-8 AADR 2..9 SUPPLY CURRENT vs.
S1C60N08/60R08データシート
PF244-0 Micro MN SC60N08/60R08 4-bit Single Chip Microcomputer SC60N08.0 SC () SC60R08 SC60A08.0 SC, SC () SC60L08.5 SC () SC60A08/60R08 µ µ µ µ µ µ µ µ µ SC60A08/60R08 SC60R08 SC60N08/60R08 SC60N08/60A08/60R08
R1LV1616H-I シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
CANON_IT_catalog_1612
Image processing products Hardware /Software MatroxRadient Pro CL 7 HDR-26 HDR-26 Data Clock CC [4] UART Data Clock CC [4] UART Camera Link Interface w/ PoCL Camera Link Interface w/ PoCL Image Reconstruction
uPC2711TB,uPC2712TB DS
5 VIC Bipolar Analog Integrated Circuits µpc2711tb, µpc2712tbbsic 20122915 µpc2711tb, µpc2712tb µpc2711t, µpc2712t NESAT TM ft = 20 GHz IC fu = 2.9 GHz TYP.µPC2711TB fu = 2.6 GHz TYP.µPC2712TB GP = 13
ADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp)
ADC121S625 ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter Literature Number: JAJSAB8 ADC121S625 12 50kSPS 200kSPS A/D ADC121S625 50kSPS 200kSPS 12 A/D 500mV
S5U1C8F360T1 Manual (S1C8F360 DEMO Board)
MF-0 CMOS -BIT SINGLE CHIP MICROCOMPUTER SUCF0T Manual (SCF0 DEMO Board) Hardware/Software SEIKO EPSON CORPORATION 00 S C 0 F 0A0 00 SU C D 00 SUCF0T Manual I HARDWARE SUCF0T MANUAL EPSON I-i (SCF0 DEMO
MAX16804 DS Rev1.J
19-589; Rev 1; 5/8 PART TEMP RANGE P-PACKAGE ATP+ -4 C to +125 C 2 TQFN-EP* *.1μF +5.5V TO +4V ILED +5V REG.1μF.1μF +5.5V TO +4V +5V REG ILED.1μF RSSE PWM MG RSSE ANALOG CONTROL PWM MG PWM CONTROL MG 本データシートは日本語翻訳であり
2
8 23 26A800032A8000 31 37 42 51 2 3 23 37 10 11 51 4 26 7 28 7 8 7 9 8 5 6 7 9 8 17 7 7 7 37 10 13 12 23 21 21 8 53 8 8 8 8 1 2 3 17 11 51 51 18 23 29 69 30 39 22 22 22 22 21 56 8 9 12 53 12 56 43 35 27
2
8 22 19A800022A8000 30 37 42 49 2 3 22 37 10 11 49 4 24 27 7 49 7 8 7 9 8 5 6 7 9 8 16 7 7 7 37 10 11 20 22 20 20 8 51 8 8 9 17 1 2 3 16 11 49 49 17 22 28 48 29 33 21 21 21 21 20 8 10 9 28 9 53 37 36 25
Part No. Copyright A
Part No. Z1-AB0-150, IA004562 Feb. 2014 18-1A 18-2A 18-3A 18-5A 35-3A 70-1A 110-0.6A 35-0.5A 35-1A 35-2A 160-0.4A 250-0.25A 350-0.2A 500-0.1A Part No. Copyright 2009 2 -A ! DANGER WARNING CAUTION 1 000
DS90LV011A 3V LVDS 1 回路入り高速差動出力ドライバ
3V LVDS Single High Speed Differential Driver Literature Number: JAJS962 Single High Speed Differential Driver 19961015 23685 ds200149 Input Voltage changed to 3.6V from 5V Updated DC and AC typs basic
H8000操作編
8 26 35 32H800037H800042H8000 49 55 60 72 2 3 4 48 7 72 32 28 7 8 9 5 7 9 22 43 20 8 8 8 8 73 8 13 7 7 7 55 10 49 49 13 37 49 49 49 49 49 49 12 50 11 76 8 24 26 24 24 6 1 2 3 18 42 72 72 20 26 32 80 34
MLA8取扱説明書
(5)-2 2 (5)-2 3 (5)-2 4 5 2 3 4 5 6 7 1 2 3 4 5 6 7 8 POWER ON / OFF 1 1 n 2 3 4 5 6 7 n 6 AC IN 8 MODEL MAL8 MADE IN INDONESIA 7 6 5 4 OUTPUT +4dBu ANALOG OUTPUT +4dBu G G 3 2 1 8 7 6 5 INPUT 4 3 2 1
16-Bit, Serial Input Multiplying Digital-to-Analog Converter (Rev. B
DAC8811 www.tij.co.jp ± ± µ ± µ ± V REF CS Power-On Reset DAC8811 D/A Converter 16 DAC Register 16 R FB I OUT CLK SDI Shift Register GND DAC8811C ±1 ±1 MSOP-8 (DGK) 4to 85 D11 DAC8811ICDGKT DAC8811C ±1
AD8591/AD8592/AD8594: CMOS 単電源シャットダウン機能付きレール to レール入／出力オペアンプ
AD9/AD9/AD9 OUT A V IN A OUT A AD9 6 V SD SDA 6 V IN A IN A 9 OUT B AD9 IN A IN B V IN B OUT A IN A IN A V IN B IN B 6 OUT B NC SDB 6 OUT D IN D IN D AD9 V IN C IN C OUT C 9 SD NC = OUT A IN A IN A V IN
R1RP0416D シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
S1D13505F00Aデータシート
PF982-02 Embedded RAMDAC LCD/CRT Controller 1 2 3 Power Management CLKI Oscillator SH-4 BUS WE0# BS# RD/WR# RD# A[20:0] CKIO WE0# RD/WR# AB[20:0] DB[15:0] WE1# BS# RD# M/R# CS# BUSCLK SUSPEND# A[21] CSn#
MAX4814E DS.J
19-106; Rev 0; 11/07 ± μ ± PART TEMP RANGE PIN- PACKAGE * PKG CODE ECB+ -40 C to +8 C 64 TQFP-EP* C64E-10 4.V TO.V 0.1μF DVI/HDMI 1 DVI/HDMI 2 V DD A B MODE V DD SW0 SW1 SW2 SW3 DVI/HDMI 1 DVI/HDMI 2 DVI/HDMI
6 50G5S 3 34 47 56 63 http://toshibadirect.jp/room048/ 74 8 9 3 4 5 6 3446 4755 566 76373 7 37 3 8 8 3 3 74 74 79 8 30 75 0 0 4 4 0 7 63 50 50 3 3 6 3 5 4 4 47 7 48 48 48 48 7 36 48 48 3 36 37 6 3 3 37
2
8 24 32C800037C800042C8000 32 40 45 54 2 3 24 40 10 11 54 4 7 54 30 26 7 9 8 5 6 7 9 8 18 7 7 7 40 10 13 12 24 22 22 8 55 8 8 8 8 1 2 3 18 11 54 54 19 24 30 69 31 40 57 23 23 22 23 22 57 8 9 30 12 12 56
6 3 34 50G5 47 56 63 74 8 9 3 4 5 6 3446 4755 566 76373 7 37 3 8 8 3 3 74 74 79 8 30 75 0 0 4 4 0 7 63 50 50 3 3 6 3 5 4 4 47 7 48 48 48 48 7 36 48 48 3 36 37 6 3 3 37 9 00 5 45 3 4 5 5 80 8 8 74 60 39
untitled
1.0 1. Display Format 8*2 Character 2. Power Supply 3.3V 3. Overall Module Size 30.0mm(W) x 19.5mm(H) x max 5.5mm(D) 4. Viewing Aera(W*H) 27.0mm(W) x 10.5mm(H) 5. Dot Size (W*H) 0.45mm(W) x 0.50mm(H) 6.
AD8212: 高電圧の電流シャント・モニタ
7 V typ 7 0 V MSOP : 40 V+ V SENSE DC/DC BIAS CIRCUIT CURRENT COMPENSATION I OUT COM BIAS ALPHA 094-00 V PNP 0 7 V typ PNP PNP REV. A REVISION 007 Analog Devices, Inc. All rights reserved. 0-9 -- 0 40
6 4 4 9RERE6RE 5 5 6 7 8 9 4 5 6 4 4 5 6 8 4 46 5 7 54 58 60 6 69 7 8 0 9 9 79 0 4 0 0 4 4 60 6 9 4 6 46 5 4 4 5 4 4 7 44 44 6 44 8 44 46 44 44 4 44 0 4 4 5 4 8 6 0 4 0 4 4 5 45 4 5 50 4 58 60 57 54
Lab GPIO_35 GPIO
6,GPIO, PSoC 3/5 GPIO HW Polling and Interrupt PSoC Experiment Lab PSoC 3/5 GPIO Experiment Course Material 6 V2.02 October 15th. 2012 GPIO_35.PPT (65 Slides) Renji Mikami Renji_Mikami@nifty.com Lab GPIO_35
WAGO Profibus /-833及び三菱MELSEC Q02HCPU/QJ71PB92Dのコンフィグレーション
Version2.0(2009.2.6) Copyright 2008 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Kontakttechnik GmbH Hansastraße 27 D-32423 Minden Phone: +49 (0) 571/8 87 0 Fax: +49 (0) 571/8 87 1 69 E-Mail:
FEEL Prod Grap PH_Artwork_P0B3L QSG JP A4_ _Rev.2.indd
X-TOUCH COMPACT Universal USB/MIDI Controller with 9 Touch-Sensitive Motor Faders 2 X-TOUCH COMPACT 3 ¼" TS 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. MUSIC Group MIDAS
DVI
DVI December 2003 December 2003 ? December 2003 Page 3 Host Data Device Clock December 2003 Page 4 Data Skew Host Data Device Clock Setup Hold Data Skew December 2003 Page 5 Host Data Device Clock Setup
DL1010.PDF
Delta 1010 24 Bit/96 khz PCI Digital I/O Card 2 M-AUDIO 3 Rack Unit 1. Power LED LED MIDI LED LED MIDI Delta 1010 MIDI MIDI LED LED MIDI Delta 1010 MIDI MIDI MIDI MIDI MIDI MTC Delta 1010 MIDI MIDI MIDI
2
8 23 32A950S 30 38 43 52 2 3 23 40 10 33 33 11 52 4 52 7 28 26 7 8 8 18 5 6 7 9 8 17 7 7 7 38 10 12 9 23 22 22 8 53 8 8 8 8 1 2 3 17 11 52 52 19 23 29 71 29 41 55 22 22 22 22 22 55 8 18 31 9 9 54 71 44
LT 高信号レベル・アップコンバーティング・ミキサ
LT 高信号レベルアップコンバーティング ミキサ 特長 MHz RF RF IF IP 7dBm 9MHz dbm IF db RF LO dbm LO 二重平衡ミキサ イネーブル機能.V~.Vの単一電源電圧範囲 露出パッド付き ピン TSSOPパッケージ アプリケーション CATV ダウンリンク インフラストラクチャ ワイヤレス インフラストラクチャ 高直線性ミキサ アプリケーション 概要 LT
AN 74: アルテラ・デバイスの消費電力評価方法
AN 74: Evaluating Power for Altera Devices 1998 1 ver.2 Application Note 74 P EST = P INT + P IO P INT = I CCINT V CCINT P IO = P ACOUT + P DCOUT P EST = (I CCINT V CCINT ) + (P ACOUT + P DCOUT ) Altera
LTC ビット、200ksps シリアル・サンプリングADC
µ CBUSY ANALOG INPUT 10V TO 10V 2. 2. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 V DIG V ANA PWRD BUSY CS R/C TAG SB/BTC DATA EXT/INT DATACLK DGND SY 28 27 26 25 24 23 22 21 20 19 18 17 16 15 10µF 0.1µF SERIAL INTERFACE
S1C17W12 S1C17W13 (WDT2) (RTCA) 16 (T16) 16PWM (T16B) SQFN7-48pin TQFP12-48pin SQFN7-48pin NMI, NMI/ Hz, / / / // / 1, 3 SPIA 2 / PWM PWM : 2/ (
(rev1.1) 16-bit Single Chip Microcontroller 1 1.2 V (0.3 µa HALT ) 18 26 4 LCD (UART, SPI, I 2 C) S1C17W12/W13Flash1.2 V 16MCU DC-DC 4MCU LCD PWM 16CPU S1C17W12 S1C17W13 SQFN7-48pin TQFP12-48pin SQFN7-48pin
2 3 12 13 6 7
2 8 17 42ZH700046ZH700052ZH7000 28 43 54 63 74 89 2 3 12 13 6 7 3 4 11 21 34 63 65 8 17 4 11 4 55 12 12 10 77 56 12 43 43 13 30 43 43 43 43 10 45 14 25 9 23 74 23 19 24 43 8 26 8 9 9 4 8 30 42 82 18 43
エミフィルによるノイズ対策 アプリケーション編
.pdf Noise Suppression by EMIFIL Application Guide Application Manual Cat.No.C35-2 .pdf .pdf .pdf 2 .pdf CD-ROM Power Supply CPU Gate Array RAM ROM Driver Driver Driver USB Chip Set Mouse Keyboard Display
LMC6022 Low Power CMOS Dual Operational Amplifier (jp)
Low Power CMOS Dual Operational Amplifier Literature Number: JAJS754 CMOS CMOS (100k 5k ) 0.5mW CMOS CMOS LMC6024 100k 5k 120dB 2.5 V/ 40fA Low Power CMOS Dual Operational Amplifier 19910530 33020 23900