A7ECG圧縮Z80program.doc
|
|
- よしお やがい
- 5 years ago
- Views:
Transcription
1 A.7 A Z80CPU Z80 XA-80 ROM ICE(In-Circuit Emulator Z-Vision Pro A/D A/D CPU 4ms CPU s RS-232C PC A.7.2 list.a.7.1 A/D List.A.7.2 list.a.7.1 include List.A.7.1 bank10.asm ECG INCLUDE "DEFIO.ASM" I/O ( INCLUDE "DEFPARA.ASM" INCLUDE "DEFADDR.ASM" INCLUDE "HEADER.ASM" ORG PGMTOP INCLUDE "INITPIO.ASM" PIO INCLUDE "INITCTC.ASM" CTC INCLUDE "INITSIO.ASM" SIO LOOPALL: CALL INITMEM LD A,5EH LED (SE 11 OUT (PPI1B,A LD A,11H OUT (PPI1A,A : : LOOP0: IN A,(PIOBDAT AND 30H XOR 30H JP Z,LOOP0 AND 20H JP NZ,PGMEND LD A,22H LED (SE 22 OUT (PPI1A,A CTC CH1 LD HL,CTCTBLX LD B,CTCXEND- CTCTBLX LD C,CTCCH1 LD A,WAITING+1 EI LOOP1: OUT (PPI1B,A LED (?? 22 AND 0FFH JP NZ,LOOP1 OUT (PPI1B,A LED (?? 22 CTC CH1 LD HL,CTCTBL1 LD B,CTC1END -CTCTBL1 LD C,CTCCH1 A/D LD HL,PIOXTBL LD B,PIOXEND - PIOXTBL LD C,PIOBCMD EI LD A,33H LED (00 33 OUT (PPI1A,A A31
2 ( C LD C,00H LD A,C OUT (PPI1C,A LD B,BANKNUM ( B LOOP2: LD A,C OUT (PPI1B,A LED (?? 33 CP B JP NZ,LOOP2 (B=C DI A/D LD HL,PIOBTBL LD B,PIOBEND - PIOBTBL LD C,PIOBCMD LD A,5EH LED (SE 44 OUT (PPI1B,A LD A,44H OUT (PPI1A,A RS- 232C LOOP3: IN A,(PIOBDAT AND 10H JP NZ,LOOP3 RS-232C LD A,5EH LED (?? 5E OUT (PPI1A,A LD HL,ARRYECG CALL SEND2PC LD A,5DH LED (?? 5D OUT (PPI1A,A LD HL,ARRYWAV CALL SEND2PC jump JP LOOPALL PGMEND: LD A,00H OUT (PPI1C,A LD A,0EEH LED (EE EE OUT (PPI1A,A OUT (PPI1B,A JR $ A/D PIOBINT: EXX reg. EX AF,AF' LD IX,XORGDET ECG CALL SAVEORG LD IX,XECGDIF ECG CALL DIFF2ND LD IX,XDIFAV1 CALL AVERAGE LD IX,XQRSREJ QRS CALL QRSREJ LD IX,XECGAVE CALL AVERAGE LD IX,XORGDET CALL SAVEDET LD IX,XDETDIF CALL DIFF2ND LD IX,XDIFAV2 CALL AVERAGE LD IX,XWAVDET CALL WAVEDET CALL WAVEDIAG LD IX,XWAVDIA CALL SAVEWAV LD IX,PTRAREA pointer CALL INCPTR EXX EX AF,AF' EI I (CH1 CTC1INT: DEC A EI I CTC0INT: CTC2INT: CTC3INT: PIOAINT: SIOATE: SIOARE: SIOARS: SIOAST: SIOBTE: SIOBRE: SIOBRS: SIOBST: I INCLUDE "SAVEORG.ASM" INCLUDE "QRSREJ3.ASM" QRS INCLUDE "SAVEDET.ASM" INCLUDE "DIFF2ND.ASM" INCLUDE "WAVEDET2.ASM" ECG INCLUDE "WAVDIAG2.ASM" ECG INCLUDE "SAVEWAV.ASM" ECG INCLUDE "INCPTR2.ASM" pointer INCLUDE "INITMEM.ASM" INCLUDE "SND2PC3.ASM" RS232C PC INCLUDE "AVERAGE.ASM" INCLUDE "INITTBL.ASM" I/O INCLUDE "INIMEMTB.ASM" RAM END A.7.3 List.A.7.2 lista.7.4 List.A.7.2 defio.asm I/O list.a.7.3 defpara.asm list.a.7.4 defaddr.asm (I/O ( PERIPHERAL ADDRESSES CTCCH0 EQU 10H CTCCH1 EQU 11H CTCCH2 EQU 12H CTCCH3 EQU 13H CLOCK GENERATOR FOR SIO SIOADAT EQU 18H SIOACMD EQU 19H SIOBDAT EQU 1AH SIOBCMD EQU 1BH PIOADAT EQU 1CH List.A.7.2 defio.asm PIOACMD EQU 1DH PIOBDAT EQU 1EH Interrupt Input from SW and A/D PIOBCMD EQU 1FH PPI0A EQU 30H I nput data from A/D Converter (LSB PPI0B EQU 31H Input data from A/D Converter(MSB PPI0C EQU 32H PPI0CMD EQU 33H PPI1A EQU 34H 7 SEGMENT LED OUTPUT (LSB PPI1B EQU 35H 7 SEGMENT LED OUTPUT (MSB PPI1C EQU 36H FOR MEMORY BANK SWITCHING PPI1CMD EQU 37H WDTMODE EQU 0F0H WDTCMD EQU 0F1H DCHAIN EQU 0F4H A32
3 List.A.7.3 defpara.asm ( PARAMETERS SAVLEN1 EQU ECG data [byte] SAVLEN2 EQU 2048 data [byte] BANKNUM EQU 3 AVENUM1 EQU 8 AVENUM2 EQU 256 [word] AVENUM3 EQU 2 2, data AVENUM4 EQU 4 2, data [word] DIFDIST EQU 16 2 data [byte] SENDNUM EQU [bytes] OFFSET EQU 45 offset PARAMETERS FOR QRS REJECTION REJQRS EQU -200 REJ2DTH EQU 200 REJDRY EQU 125 PARAMETERS FOR WAVE DETECTION PTH EQU 30 P RTH EQU 300 R ( QRSTH EQU -200 QRS TTH EQU 40 T INIDRY EQU 125 start (0.5s PDELAY EQU 25 P (0.1s TDELAY EQU 20 T (0.08s PARAMETERS FOR WAVE DIAGNOSIS AMPLITUDE (x [mv] PAMPH EQU 205 P (0.5mV PAMPL EQU 20 P (0.05mV TAMPH EQU 327 T (0.8mV TAMPL EQU 41 T (0.1mV RAMPH EQU 1230 R (3.0mV RAMPL EQU 205 R (0.5mV TIME or DULATION (x0.004[s] QRSTIMN EQU 20 QRS (0.08s PTIMEH EQU 50 P 25(0.1s PTIMEL EQU 3 P 15(0.06s PQTIMEH EQU 20 PQ (0.08s PQTIMEL EQU 3 PQ (0.012s QRSTIMH EQU 40 QRS (0.16s QRSTIML EQU 10 QRS (0.04s QTTIMEH EQU 125 QT (0.5s QTTIMEL EQU 37 QT (0.15s RRTIMEH EQU 375 RR 250(1.5s RRTIMEL EQU 100 RR 150(0.4s ERROR NUMBER IN WAVE DIAGNOSIS PERROR1 EQU B P PERROR2 EQU B P PERROR3 EQU B P QRSERR1 EQU B QRS QRSERR2 EQU B R- R QRSERR3 EQU B R TERROR1 EQU B Q-T TERROR2 EQU B T TERROR3 EQU B T WAITING EQU 15 List.A.7.4 defaddr.asm PTRDF2L EQU 402EH Trnd Rj.2 ( ( PTRAV2C EQU 4032H Trnd Rj.2 ( PTRWAV EQU 4002H PTRAV2L EQU 4036H Trnd Rj. 2 ( I/O SIOINTV EQU 0020H Interrupt Vector of SIO (0020H-002FH PIOAIV EQU 0040H Interrupt Vector of PIO PORT A XORGDET EQU 4040H ECG (SAVEORG,Trnd Rj.(SAVEDET PIOBIV EQU 0042H Interrupt Vector of PIO PORT B XECGDIF EQU 4050H ECG CTCINTV EQU 0050H Interrupt Vector of CTC (0050H-0058H XDIFAV1 EQU 4060H (15BYTE XQRSREJ EQU 4070H QRS (16BYTE PGMTOP EQU 0100H TOP OF THE MAIN ROUTINE XECGAVE EQU 4080H ECG (15BYTE XDETDIF EQU 4090H Trnd Rj. ECG pointer XDIFAV2 EQU 40A0H (15BYTE PTRAREA EQU 4000H data pointerxwavdet EQU 40B0H (8BYTE PTRNUM EQU 4000H pointer XWAVDIA EQU 40B8H (4BYTE PTRBANK EQU 4001H pointer MODEFLG EQU 40BFH (1BYTE PTRECG EQU 4002H ECG QRSPARA EQU 40C0H QRS (16BYTE PTRDF1R EQU 4002H ECG ( PPARA EQU 40D0H P (12BYTE PTRDF1C EQU 4006H ECG ( TPARA EQU 40E0H T (10BYTE PTRDF1L EQU 400AH ECG ( PTRREJS EQU 400EH QRS ECG PTRDETS EQU 4012H ECG ARRYDF1 EQU 4800H ECG PTRDF1S EQU 4016H ECG ( ARRYAV1 EQU 5000H ECG PTRAV1R EQU 4016H ECG ( ARRYREJ EQU 5800H QRS PTRAV1C EQU 401AH ECG ( ARRYTRD EQU 6000H PTRREJD EQU 401AH QRS ARRYDET EQU 6800H PTRTRDR EQU 401AH ( ( ARRYDF2 EQU 7000H 2 PTRAV1L EQU 401EH ECG ( ARRYAV2 EQU 7800H 2 PTRTRDC EQU 4022H ( ARRYECG EQU 8000H ECG PTRDETD EQU 4022H Trend Rej. ARRYWAV EQU 0C000H PTRDF2R EQU 4022H Trend Rej.2. ( PTRTRDL EQU 4026H ( ( PTRDF2C EQU 402AH Trnd Rj.2 ( STACK EQU 47F0H SETTINGS FOR STACK POINTER PTRAV2R EQU 402AH Trnd Rj. 2 ( A.7.4 List.A.7.5 A33
4 List.A.7.5 header.asm *************** PROGRAM HEADER *************** 1. STACK POINTER INITIALIZATION 2. INTURRUPT VECTOR INITIALIZATION ORG 0000H DI IM 2 LD SP, STACK LD A,00H LD I,A JP PGMTOP INTERRUPT VECTOR FOR SIO ORG SIOINTV DEFW SIOBTE CH B TRANSMITTER BUFFER EMPTY DEFW SIOBST CH B EXTERNAL STATUS INTERRUPT DEFW SIOBRE CH B RECERVING DATA ENABLE DEFW SIOBRS CH B SPECIAL RECEIVING STATUS DEFW SIOATE CH A TRANSMITTER BUFFER EMPTY DEFW SIOAST CH A EXTERNAL STATUS INTERRUPT DEFW SIOARE CH A RECERVING DATA ENABLE DEFW SIOARS CH A SPECIAL RECEIVING STATUS INTERRUPT VECTOR FOR PIO ORG PIOAIV DEFW PIOAINT CH A INTURRUPT VECTOR ORG PIOBIV DEFW PIOBINT CH B INTURRUPT VECTOR INTERRUPT VECTOR FTC ORG CTCINTV DEFW CTC0INT DEFW CTC1INT DEFW CTC2INT DEFW CTC3INT A.7.5 List.A.7.6 list.a.7.8 List.A.7.6 PIO (Parallel Input Output list.a.7.7 CTC (Counter/Timer Circuit list.a.7.8 list.a.7.9 List.A.7.6 initpio.asm ******************************** INITIALIZATION OF PARALLEL PORT ******************************** PIO A PORT LD HL,PIOATBL LD B,PIOAEND - PIOATBL LD C,PIOACMD PIO B PORT LD HL,PIOBTBL LD B,PIOBEND - PIOBTBL LD C,PIOBCMD PPI CH0 PORT LD A,(PPI0TBL OUT (PPI0CMD,A PPI CH1 PORT IS OUTPUT PORT List.A.7.7 initctc.asm ********************** INITIALIZATION OF CTC ********************** LD HL,CTCTBL0 LD B,CTC0END -CTCTBL0 LD C,CTCCH0 LD HL,CTCTBL1 LD B,CTC1END -CTCTBL1 LD C,CTCCH1 LD LD LD LD LD LD HL,CTCTBL2 B,CTC2END -CTCTBL2 C,CTCCH2 HL,CTCTBL3 B,CTC3END -CTCTBL3 C,CTCCH3 List.A.7.8 initsio.asm ********************** INITIALIZATION OF SIO ********************** CHANNEL A LD HL,SIOATBL LD B,SIOAEND- SIOATBL LD C,SIOACMD CHANNEL B LD HL,SIOBTBL LD B,SIOBEND- SIOBTBL LD C,SIOBCMD List.A.7.9 inittbl.asm INITIALIZATION FOR PERIPHERALS INITIALIZATION COMMAND FTC FTC CH0 CTCTBL0: Output Connected to CTC Channel 1 DEFB B InterruptDisable,TimerMode,Prescaler=1/256 DEFB 00H Time constant = 256 DEFB CTCINTV INTERRUPT VECTOR CTC0END: FTC CH1 CTCTBL1: Output Connected to CTC Channel 2 DEFB B InterruptDisable,CounterMode DEFB 1 Time constant = 1(1/256/256/150 = 1sec CTC1END: FTC CH2 A34
5 CTCTBL2: DEFB B InterruptDisable,CounterMode DEFB 0AH Time constant = 10 DEFB B Stop CTC CTC2END: FTC CH3 CTCTBL3: Output connected to SIO A port CLK(38400baud DEFB B InterruptDisable,TimerMode,Prescaler=1/16 DEFB 01H Time constant = 1 CTC3END: Before count down for measurement, interrupt enabled on CTC ch1 CTCTBLX: DEFB B InterruptDisable,CounterMode DEFB 150 Time constant = 150(1/256/256/150 = 1sec CTCXEND: INITIALIZATION COMMAND FOR SIO FOR SIO A CHANNEL SIOATBL: DEFB 18H Reset command (WR0 DEFB 01H,00H Clear all registors DEFB 03H,00H DEFB 04H,00H DEFB 05H,00H DEFB 06H,00H DEFB 07H,00H DEFB 04H, B 1/16,1 STOP BIT,NON PARITY(WR4 DEFB 01H, B trans. int.disable,recv. int.enable (WR1 DEFB 03H, B Receiving mode,8bit(wr DEFB 05H, B Transmission mode,8bit(wr5 SIOAEND: FOR SIO B CHANNEL SIOBTBL: DEFB 18H Reset command (WR0 DEFB 02H,SIOINTV Interrupt vector (WR2 DEFB 01H, B Interrupt mode (WR1 SIOBEND: FOR PIO A PORT PIOATBL: DEFB PIOAIV Interrupt vector DEFB B MODE SELECT (MODE 0,OUTPUT PORT DEFB B INTERRUPT MODE (DISABLE PIOAEND: FOR PIO B PORT PIOBTBL: DEFB PIOBIV Interrupt vector DEFB B Mode select (MODE 3,BIT MODE DEFB B Setting all port for input DEFB B Interrupt disabled PIOBEND: After count down for measurement, interrupt enabled on PIO B port PIOXTBL: DEFB PIOBIV Interrupt vector DEFB B Mode select (MODE 3,BIT MODE DEFB B Setting all port for input DEFB B Interrupt by "L"edge or condition, with mask DEFB B mask(monitor D0 PIOXEND: FOR PPI CHO PPI0TBL: DEFB B MODE 0, A,B=INPUT, C=OUTPUT PPI0END: A.7.6 List.A.7.10 list.a.7.11 List.A.7.10 initmem.asm JP NZ,CLR04 LD HL,ARRYDET INITMEM: CLR05: LD (HL,00H LD HL,ARRYECG ECG CLR00: LD (HL,00H JP NZ,CLR05 LD HL,ARRYDF2 ECG JP NZ,CLR00 CLR06: LD (HL,00H LD HL,ARRYDF1 ECG 2 CLR01: LD (HL,00H JP NZ,CLR06 LD HL,ARRYAV2 ECG2 JP NZ,CLR01 CLR07: LD (HL,00H LD HL,ARRYAV1 ECG2 CLR02: LD (HL,00H JP NZ,CLR07 LD HL,ARRYWAV JP NZ,CLR02 CLR08: LD (HL,00H LD HL,ARRYREJ QRS CLR03: LD (HL,00H JP NZ,CLR08 JP NZ,CLR03 LD DE,PTRAREA RAM LD HL,ARRYTRD LD HL,PARAMTBLSTT LD BC,PARAMTBLEND PARAMTBLSTT init. data byte CLR04: LD (HL,00H LDIR A35
6 List.A.7.11 inimemtb.asm DEFW PTRDF1S 2 pointer RAM DEFW 0000H [[ ]] DEFW 0000H [[ ]] PARAMTBLSTT: ECG (XDIFAV1=4060H DEFB 0EH DEFW ARRYAV1 ECG2 DEFB 0EH pointer DEFW PTRAV1C ECG2 pointer ECG (PTRECG+ECG 2 ( (PTRDF1R DEFW ARRYDF1 ECG2 + (PTRWAV DEFW PTRAV1L data pointer DEFW 0000H DEFW PTRAV1R data pointer DEFW SAVLEN1-1 DEFW 0000H (4BYTE 2BYTE ECG 2 ( (PTRDF1C DEFW 0000H (4BYTE 2BYTE DEFW SAVLEN1 - DIFDIST DEFW SAVLEN1-1 DEFB AVENUM3 ECG 2 ((PTRDF1L DEFB 00H [[ ]] DEFW SAVLEN1-2 * DIFDIST DEFW SAVLEN1-1 QRS (XQRSREJ=4070H QRS ECG (PTRREJS DEFW 0000H ( DEFW SAVLEN1 - DIFDIST - AVENUM4 + 2 DEFW ARRYECG ECG DEFW SAVLEN1-1 DEFW PTRREJS ECG pointer ECG (PTRDETS DEFW ARRYAV1 2 DEFW SAVLEN1 - DIFDIST - AVENUM4 - AVENUM2 + 4 DEFW PTRAV1C 2 pointer DEFW SAVLEN1-1 DEFW ARRYREJ QRS ECG (PTRDF1S DEFW PTRREJD QRS pointer + ECG ( (PTRAV1R DEFB 00H DEFW 0000H DEFB REJDRY ECG 2 (PTRAV1C Trend(QRS ECG (XECGAVE=4080H +QRS (PTRREJD + Trend ( ( (PTRTRDR DEFW ARRYTRD Trend DEFW PTRTRDC Trend pointer DEFW SAVLEN2 - AVENUM4 + 2 DEFW ARRYREJ QRS ECG 2 ( (PTRTRDL DEFW PTRTRDL data pointer DEFW PTRTRDR data pointer DEFW SAVLEN2-2 * AVENUM4 + 2 DEFW 0000H (4BYTE 2BYTE Trend ( (PTRTRDC DEFW 0000H (4BYTE 2BYTE + Trend (PTRDETD DEFB AVENUM1 + Trend ( (PTRDF2R DEFB 00H [[ ]] DEFW SAVLEN2 - AVENUM4 - AVENUM2 + 4 Trend ( ( (PTRTRDL ECG (XDETDIF=4090H DEFW ARRYDET ECG DEFW SAVLEN2 - AVENUM4-2 * AVENUM2 + 4 DEFW PTRDF2C ECG pointer ( DEFW PTRDF2R ECG pointer ( Trend 2 ( (PTRDF2C DEFW PTRDF2L ECG pointer ( + Trend 2 ( (PTRAV2R DEFW ARRYDF2 2 DEFW SAVLEN2 - DIFDIST - AVENUM4 - AVENUM2 + 4 DEFW PTRDF2C 2 pointer DEFW 0000H [[ ]] Trend 2 ( (PTRDF2L DEFW 0000H [[ ]] DEFW SAVLEN2-2 * DIFDIST - AVENUM4 - AVENUM2 + 4 Trend ECG 2 (XDIFAV2=40A0H Trend 2 (PTRAV2C DEFW ARRYAV2 2 DEFW SAVLEN2 - DIFDIST - 2 * AVENUM4 - AVENUM2 + 6 DEFW PTRAV2C 2 pointer Trend ( (PTRAV2L DEFW ARRYDF2 2 DEFW SAVLEN2 - DIFDIST - 3 * AVENUM4 - AVENUM2 + 6 DEFW PTRAV2L data pointer DEFW PTRAV2R data pointer [[ ]] DEFW 0000H (4BYTE 2BYTE DEFW 0000H DEFW 0000H (4BYTE 2BYTE DEFW 0000H DEFB AVENUM3 DEFW 0000H DEFB 00H [[ ]] (XWAVDET=40B0H ECG (SAVEORG+Trend (SAVEDET DEFW ARRYAV2 2 (XORGDET=4040H DEFW PTRAV2C 2 pointer DEFW ARRYECG ECG DEFW ARRYDET Trnd Rj. DEFW PTRECG ECG pointer DEFW PTRAV2C Trnd Rj. pointer DEFW PTRDETS Trnd Rj. ECG pointer DEFW ARRYDET Trnd Rj. (XWAVDIA=40B8H DEFW PTRDETD Trnd Rj. pointer DEFW ARRYWAV DEFW ARRYTRD Trend data DEFW PTRWAV pointer DEFW PTRTRDC Trend data pointer DEFW 0000H [[ ]] DEFW OFFSET Trnd Rj. DEFB 00H [[ ]] ECG (DIFF2ND (XECGDIF=4050H DEFW ARRYECG ECG DEFB 00H (FOR WAVEDET DEFW PTRDF1C ECG pointer ( DEFW INIDRY (QRSPARA+0 DEFW PTRDF1R ECG pointer ( DEFW PTRDF1L ECG pointer ( PARAMTBLEND: DEFW ARRYDF1 2 A.7.7 List.A.7.12 A/D PIO A36
7 SAVEORG: LD L,(IX+2 pointer( LD H,(IX+3 LD E,(HL LD D,(HL LD L,(IX+0 List.A.7.12 saveorg.asm A.7.8 QRS LD H,(IX+1 IN A,(PPI0A LD (HL,A IN A,(PPI0B LD (HL,A List.A.7.13 QRS list.a.7.15 list.a.7.16 List.A.7.13 qrsrej3.asm LD (IX+14,A QRSREJJP1: LD (IX+15,REJDRY QRSREJ: CALL QRSREJRD ECG (DE LD A,(IX+14 JP QRSREJEND LD L,(IX+8 pointer QRSREJJP2: LD H,(IX+9 LD (IX+15,L LD C,(HL CALL QRSREJRD ECG (DE JP QRSREJEND LD B,(HL LD L,(IX+6 ( =02H LD H,(IX+7 REJ2DTH ADD HL,BC R LD C,(HL ( BC -> QRSREJRSTT: LD B,(HL ( CALL QRSREJRD ECG (DE LD HL,REJ2DTH (A jump (A 00H04H LD HL,QRSREJJP0 JP P,QRSREJEND jump LD E,A LD D,00H INCA (02H->04H INCA LD E,(HL LD (IX+14,A LD (IX+0,E ( LD D,(HL LD (IX+1,D ( JP QRSREJEND JP (HL QRSREJJP0: DEFW QRSREJWAIT ( =04H DEFW QRSREJRSTT BC -> DEFW QRSREJRDET QRSREJRDET: CALL QRSREJRD QRS LD L,(IX+0 ( DE -> LD H,(IX+1 ( QRSREJEND: LD L,(IX+12 pointer LD H,(IX+13 JP M,QRSREJJP3 jump LD C,(HL LD A,00H (04H->00H LD B,(HL LD (IX+14,A LD L,(IX+10 ( JP QRSREJEND LD H,(IX+11 ( QRSREJJP3: LD E,(IX+0 ( ADD HL,BC LD (HL,E ( LD D,(IX+1 ( INCHL JP QRSREJEND LD (HL,D ( ECG ECG -> DE ( =00H QRSREJRD: LD L,(IX+4 ECG pointer LD H,(IX+5 QRSREJWAIT: LD E,(HL LD L,(IX+15 DEC L LD D,(HL JP NZ,QRSREJJP2 LD L,(IX+2 ECG LD HL,REJ2DTH LD H,(IX+3 ECG LD E,(HL ECG ( JP M,QRSREJJP1 (00H->02H LD D,(HL ECG ( A37
8 A.7.9 List.A.7.14 list.a.7.13 QRS list.a.7.16 List.A.7.14 savedet.asm SAVEDET: LD L,(IX+4 ECG pointer LD H,(IX+5 LD E,(HL LD D,(HL LD L,(IX+0 ECG LD H,(IX+1 ECG LD E,(HL ECG ( INCHL LD D,(HL ECG ( LD L,(IX+12 pointer LD H,(IX+13 LD C,(HL LD B,(HL LD L,(IX+10 data LD H,(IX+11 ADD HL,BC LD C,(HL ( LD B,(HL ( Carry LD E,(IX+14 LD D,(IX+15 LD L,(IX+8 pointer LD H,(IX+9 LD C,(HL LD B,(HL LD L,(IX+6 LD H,(IX+7 ADD HL,BC LD (HL,E ( LD (HL,D ( A.7.10 List.A.7.15 list.a.7.18 QRS List.A.7.15 diff2nd.asm DIFF2ND: LD L,(IX+2 ( pointer LD H,(IX+3 LD E,(HL LD D,(HL LD L,(IX+0 LD H,(IX+1 PUSH HL DE ( LD C,(HL ( k ( LD B,(HL ( k ( SLA C 2 RL B PUSH BC ( 22*k LD L,(IX+4 ( k+d pointer LD H,(IX+5 LD C,(HL LD B,(HL HL ADD HL,BC ( k+d LD C,(HL ( k+d( LD B,(HL ( k+d( POP HL ( 22*k 2*k - k+d (2*k - k+d LD L,(IX+6 ( k-d pointer LD H,(IX+7 LD C,(HL LD B,(HL POP HL ADD HL,BC ( k-d LD C,(HL ( k-d( LD B,(HL ( k-d( (2*k - k+d 2*k - k+d - k-d LD L,(IX+10 pointer LD H,(IX+11 LD C,(HL LD B,(HL LD L,(IX+8 LD H,(IX+9 ADD HL,BC LD (HL,E ( LD (HL,D ( A38
9 A.7.11 List.A.7.16 List.A.7.16 average.asm AVERAGE: 16bit ->HL registor 32bit ->IX+10IX+13 ADD32: LD L,(IX+6 LD C,(HL 16bit ( LD H,(IX+7 LD C,(HL LD B,(HL LD DE,0000H 32bit 16bit LD B,(HL BIT 7,B LD L,(IX+4 data JP Z,ADDJP0 DE=FFFFH LD H,(IX+5 DEC DE ADD HL,BC ADDJP0: LD L,(IX+10 16bit CALL SUB32 LD H,(IX+11 LD L,(IX+8 LD H,(IX+9 ADC HL,BC 16bit LD C,(HL LD (IX+10,L 32bit binary data( 16bit LD (IX+11,H LD B,(HL LD L,(IX+12 32bit binary data 16bit LD L,(IX+4 data LD H,(IX+13 LD H,(IX+5 ADC HL,DE 16bit ADD HL,BC LD (IX+12,L 32bit binary data( 16bit CALL ADD32 LD (IX+13,H CALL CALCAVE bit ->HL registor CALCAVE: 32bit ->IX+10IX+13 LD E,(IX+10 LD D,(IX+11 SUB32: LD C,(IX+12 LD C,(HL 16bit data( LD B,(IX+13 LD L,(IX+14 LD B,(HL AVELOOP: (2^n LD DE,0000H 32bit 16bit SRA B BIT 7,B RR C JP Z,SUBJP0 DE=FFFFH RR D DEC DE RR E SUBJP0: LD L,(IX+10 16bit DEC L LD H,(IX+11 JP NZ,AVELOOP LD L,(IX+2 16bit LD H,(IX+3 LD (IX+10,L 32bit binary data( 16bit LD C,(HL LD (IX+11,H LD L,(IX+12 32bit data 16bit LD B,(HL LD L,(IX+0 LD H,(IX+13 16bit LD H,(IX+1 LD (IX+12,L 32bit binary data( 16bit ADD HL,BC LD (HL,E ( LD (IX+13,H LD (HL,D ( 1632 A.7.12 List.A T list.a.7.18 List.A.7.17 wavedet2.asm ECG WAVEDET: LD A,(MODEFLG AND 1EH LD (MODEFLG,A LD HL,(QRSPARA+6 R- R increment LD (QRSPARA+6,HL LD L,(IX+2 2 pointer LD H,(IX+3 LD C,(HL LD B,(HL LD L,(IX+0 LD H,(IX+1 ADD HL,BC LD C,(HL 2 ( A39
10 LD B,(HL 2 ( MODEFLG jump (MODEFLG 030 LD HL,JMPADDRSTT LD E,A LD D,00H LD E,(HL LD D,(HL JP (HL JMPADDRSTT: DEFW INIDETDRY DEFW INIDETSTT DEFW INIDETPEAK DEFW INIDETEND DEFW PDETECTDRY DEFW PDETECTSTT DEFW PDETECTPEAK DEFW PDETECTEND DEFW TDETECTDRY DEFW TDETECTSTT DEFW TDETECTPEAK DEFW TDETECTEND DEFW QRSDETSTT DEFW QRSDETQRS DEFW QRSDETPEAK DEFW QRSDETEND WAVEDETEND: R ( (A REG.=00H INIDETDRY: LD HL,(QRSPARA+0 DEC HL LD (QRSPARA+0,HL BIT 7,H JP Z,INIDETJP0 <0 LD HL,RTH R JP M,INIDETJP0 INIDETJP0 00H 02H LD (MODEFLG,A INIDETJP0: R (R (A REG.=02H INIDETSTT: LD HL,RTH R JP P,INIDETJP1 < INIDETJP 1 LD HL,0000H LD (QRSPARA+6,HL R- R LD (QRSPARA+14,BC 2 02H 04H LD (MODEFLG,A INIDETJP1: QRS (R (A REG.=04H INIDETPEAK: LD HL,QRSTH QRS JP M,INIDETJP2 QRS JP 04H 06H LD (MODEFLG,A JP INIDETJP3 INIDETJP2: LD HL,(QRSPARA+14 JP P,INIDETJP3 2 ->INIDETJP3 LD HL,0000H LD (QRSPARA+6,HL R- R INIDETJP3: R (S (A REG.=06H INIDETEND: LD HL,(QRSPARA+14 2 JP M,INIDETJP4 2 ->INIDETJP4 LD HL,TDELAY T LD (TPARA+0,HL LD A, B flagt mode(11h LD (MODEFLG,A INIDETJP4: P ( (A REG.=08H PDETECTDRY: LD HL,(PPARA+0 DEC HL LD (PPARA+0,HL BIT 7,H JP Z,PDETJP0 ->PDETJP0 LD (PPARA+4,BC 2 28H 2AH LD (MODEFLG,A PDETJP0: P ( (A REG.=0AH PDETECTSTT: LD HL,(PPARA+4 2 LD (PPARA+4,BC 2 JP M,PDETJP1 2 ->PDETJP1 LD HL,0000H P LD (PPARA+2,HL LD L,(IX+6 Trnd Rj.data pointer LD H,(IX+7 LD E,(HL LD D,(HL LD L,(IX+4 Trnd Rj.data LD H,(IX+5 LD E,(HL Trnd Rj.data ( LD D,(HL Trnd Rj.data ( LD (PPARA+6,DE P PDETJP1: LD HL,PTH 2 >PTH-> JP P,WAVEDETEND LD L,(IX+6 Trnd Rj.data pointer LD H,(IX+7 LD E,(HL LD D,(HL LD L,(IX+4 Trnd Rj.data LD H,(IX+5 LD E,(HL Trnd Rj.data ( LD D,(HL Trnd Rj.data ( LD (PPARA+8,DE P 2AH 2CH LD (MODEFLG,A P ( (A REG.=0CH PDETECTPEAK: LD HL,(PPARA+2 P LD (PPARA+2,HL LD HL,(PPARA+4 2 LD (PPARA+4,BC 2 JP P,PDETJP2 2 LD L,(IX+6 Trnd Rj.data pointer LD H,(IX+7 LD E,(HL LD D,(HL LD L,(IX+4 Trnd Rj.data LD H,(IX+5 A40
11 LD E,(HL LD E,(HL ( INCHL LD D,(HL LD D,(HL ( LD L,(IX+4 Trnd Rj.data LD (PPARA+8,DE P LD H,(IX+5 PDETJP2: BIT 7,B 2 LD E,(HL Trnd Rj.data ( JP P,WAVEDETEND 2 <0 => 2CH 2EH LD D,(HL Trnd Rj.data ( LD HL,(QRSPARA+14 2 LD (MODEFLG,A LD (QRSPARA+14,BC 2 BIT 7,B JP Z,QRSDETJP0 2 P ( (A REG.=0EH JP M,WAVEDETEND 2 => JP PDETECTEND: LD (QRSPARA+8,DE Q LD HL,(PPARA+2 P LD HL,0000H QRS LD (QRSPARA+2,HL LD (PPARA+2,HL LD HL,(PPARA+4 2 QRSDETJP0: LD (QRSPARA+10,DE R 1AH 1CH LD (PPARA+4,BC 2 JP P,WAVEDETEND 2 LD (MODEFLG,A LD L,(IX+6 Trnd Rj.data pointer LD H,(IX+7 LD E,(HL QRS (R (A REG.=1CH LD D,(HL QRSDETPEAK: LD L,(IX+4 Trnd Rj.data LD HL,(QRSPARA+2 QRS LD H,(IX+5 LD (QRSPARA+2,HL LD E,(HL Trnd Rj.data ( LD HL,QRSTH LD D,(HL Trnd Rj.data ( SRA D P 2 LD HL,(QRSPARA+14 2 RR E LD (QRSPARA+14,BC 2 LD HL,(PPARA+8 P JP P,QRSDETJP1 2 <QRSTH JUMP Pp - Ps/2 LD DE,(PPARA+6 P JP P,WAVEDETEND 2 SRA D P 2 LD L,(IX+6 Trnd Rj.data pointer RR E LD H,(IX+7 LD E,(HL Pp - (Ps+Pe/2 LD (PPARA+10,HL P LD D,(HL LD HL,0000H P Q LD L,(IX+4 Trnd Rj.data LD (QRSPARA+0,HL LD H,(IX+5 LD A, B flagqrs mode(a=19h LD E,(HL Trnd Rj.data ( LD (MODEFLG,A LD D,(HL ( LD (QRSPARA+10,DE R QRS ( 1(A REG.=18H LD HL,(QRSPARA+6 R- R LD (QRSPARA+4,HL QRSDETSTT: LD HL,(QRSPARA+0 Q INCREMENT QRSDETJP1: LD HL,(QRSPARA+6 R- R LD (QRSPARA+0,HL LD BC,(QRSPARA+4 LD HL,QRSTH <QRS LD (QRSPARA+6,HL JP M,WAVEDETEND 1CH 1EH LD (QRSPARA+14,BC LD L,(IX+6 Trnd Rj.data pointer LD (MODEFLG,A LD H,(IX+7 LD E,(HL LD D,(HL QRS ( (A REG.=1EH LD L,(IX+4 Trnd Rj.data QRSDETEND: LD H,(IX+5 LD HL,(QRSPARA+2 QRS LD E,(HL Trnd Rj.data ( LD (QRSPARA+2,HL LD HL,(QRSPARA+14 2 LD D,(HL Trnd Rj.data ( LD (QRSPARA+8,DE Q LD (QRSPARA+14,BC 2 18H 1AH JP P,WAVEDETEND 2 LD (MODEFLG,A LD L,(IX+6 Trnd Rj.data pointer LD H,(IX+7 LD E,(HL QRS ( 2(A REG.=1AH LD D,(HL LD L,(IX+4 Trnd Rj.data QRSDETQRS: LD HL,(QRSPARA+0 Q INCREMENT LD H,(IX+5 LD (QRSPARA+0,HL LD E,(HL Trnd Rj.data ( LD L,(IX+6 Trnd Rj.data pointer LD D,(HL Trnd Rj.data ( LD H,(IX+7 A41
12 SRA D S 2 RR E LD HL,(QRSPARA+10 R T (T (A REG.=14H R - S/2 TDETECTPEAK: LD DE,(QRSPARA+8 Q LD HL,(TPARA+2 T SRA D 2 RR E LD (TPARA+2,HL LD HL,(TPARA+4 2 R - (Q+S/2 LD (QRSPARA+12,HL R LD HL,TDELAY T LD (TPARA+4,BC 2 LD (TPARA+0,HL JP P,TDETJP1 =>TDETJP1 LD A, B flag+t mode(a=11h LD L,(IX+6 Trnd Rj.data pointer LD (MODEFLG,A LD H,(IX+7 LD E,(HL LD D,(HL T ( (A REG.=10H LD L,(IX+4 Trnd Rj.data LD H,(IX+5 TDETECTDRY: LD HL,(TPARA+0 decriment LD E,(HL Trnd Rj.data ( DEC HL LD (TPARA+0,HL LD D,(HL Trnd Rj.data ( BIT 7,H LD (TPARA+6,DE T JP Z,WAVEDETEND => TDETJP1: LD (TPARA+4,BC 2 BIT 7,B 2 LD HL,0000H T JP P,WAVEDETEND 2 <0 LD (TPARA+2,HL 34H 36H 10H 12H LD (MODEFLG,A LD (MODEFLG,A T ( (A REG.=12H T ( (A REG.=16H TDETECTEND: TDETECTSTT: LD HL,(TPARA+2 T LD HL,(TPARA+4 2 LD (TPARA+2,HL LD HL,(TPARA+4 2 LD (TPARA+4,BC 2 JP M,TDETJP0 2 =>TDETJP0 LD HL,0000H T LD (TPARA+4,BC LD (TPARA+2,HL JP P,WAVEDETEND 2 TDETJP0: LD L,(IX+6 Trnd Rj.data pointer LD HL,TTH 2 >TTH => LD H,(IX+7 LD E,(HL JP P,WAVEDETEND LD D,(HL LD L,(IX+6 Trnd Rj.data pointer LD L,(IX+4 Trnd Rj.data LD H,(IX+7 LD H,(IX+5 LD E,(HL LD E,(HL Trnd Rj.data ( LD D,(HL LD L,(IX+4 Trnd Rj.data LD D,(HL Trnd Rj.data ( LD H,(IX+5 LD HL,(TPARA+6 T LD E,(HL Trnd Rj.data ( T LD (TPARA+8,HL T LD D,(HL Trnd Rj.data ( LD HL,PDELAY P LD (TPARA+6,DE T LD (PPARA+0,HL 12H 14H LD A, B +P mode(a=09h LD (MODEFLG,A LD (MODEFLG,A A.7.13 List.A.7.18 List.A.7.18 wavdiag2.asm ECG WAVEDIAG: LD A,(MODEFLG BIT 0,A JP Z,WAVEDIAGEND MODEFLG jump AND 1EH (BIT0,5-7 LD HL,JMPADRSET jump pointer LD E,A LD D,00H LD E,(HL jump LD D,(HL JP (HL jump JMPADRSET: DEFW INIDIAG DEFW INIDIAG DEFW INIDIAG DEFW INIDIAG DEFW TDIAG DEFW TDIAG A42
13 DEFW TDIAG DEFW TDIAG DEFW QRSDIAG DEFW QRSDIAG DEFW QRSDIAG DEFW QRSDIAG DEFW PDIAG DEFW PDIAG DEFW PDIAG DEFW PDIAG WAVEDIAGEND: QRS INIDIAG: LD HL,QRSTIMN QRS LD (QRSPARA+2,HL QRS JP WAVEDIAGEND P PDIAG: LD HL,(PPARA+2 P LD HL,PTIMEH JP P,PDIAGJP0 PDIAGJP0 LD C,PERROR1 MODEFLG PDIAGJP0: LD HL,PTIMEL JP M,PDIAGJP1 PDIAGJP1 LD C,PERROR1 MODEFLG PDIAGJP1: LD HL,(PPARA+10 P LD HL,PAMPH JP P,PDIAGJP2 PDIAGJP2 LD C,PERROR2 MODEFLG PDIAGJP2: LD HL,PAMPL JP M,PDIAGJP3 PDIAGJP3 LD C,PERROR3 MODEFLG PDIAGJP3: LD (MODEFLG,A MODEFLG JP WAVEDIAGEND T TDIAG: LD HL,(QRSPARA+2 Q-T LD HL,TDELAY Q-T =QRS + S ->T + T LD HL,(TPARA+2 LD HL,QTTIMEH JP P,TDIAGJP0 TDIAGJP0 LD C,TERROR1 MODEFLG TDIAGJP0: LD HL,QTTIMEL JP M,TDIAGJP1 TDIAGJP1 LD C,TERROR1 MODEFLG TDIAGJP1: LD HL,(TPARA+8 T LD HL,TAMPH JP P,TDIAGJP2 TDIAGJP2 LD C,TERROR2 MODEFLG TDIAGJP2: LD HL,TAMPL JP M,TDIAGJP3 TDIAGJP3 LD C,TERROR3 MODEFLG TDIAGJP3: LD (MODEFLG,A MODEFLG JP WAVEDIAGEND QRS QRSDIAG: LD HL,(QRSPARA+0 PQ LD HL,PQTIMEH JP M,BITSET LD HL,PQTIMEL JP P,BITSET LD HL,(QRSPARA+2 QRS LD HL,QRSTIMH JP P,QRSDIAGJP0 QRSDIAGJP0 LD C,QRSERR1 MODEFLG QRSDIAGJP0: LD HL,QRSTIML JP M,QRSDIAGJP1 QRSDIAGJP1 LD C,QRSERR1 MODEFLG QRSDIAGJP1: LD HL,(QRSPARA+4 R- R LD HL,RRTIMEH JP P,QRSDIAGJP2 QRSDIAGJP2 LD C,QRSERR2 MODEFLG QRSDIAGJP2: LD HL,RRTIMEL JP M,QRSDIAGJP3 QRSDIAGJP3 LD C,QRSERR2 MODEFLG QRSDIAGJP3: LD HL,(QRSPARA+10 R LD HL,RAMPH JP P,QRSDIAGJP4 QRSDIAGJP4 LD C,QRSERR3 MODEFLG QRSDIAGJP4: LD HL,RAMPL JP M,QRSDIAGJP5 QRSDIAGJP5 LD C,QRSERR3 MODEFLG QRSDIAGJP5: LD (MODEFLG,A MODEFLG JP WAVEDIAGEND A43
14 A.7.14 List.A list.a.7.17 list.a.7.18 RS-232C PC List.A.7.19 savewav.asm ECG SAVEWAV: LD L,(IX+2 Diag. pointer LD H,(IX+3 LD C,(HL LD B,(HL LD L,(IX+0 Diag. LD H,(IX+1 ADD HL,BC LD A,(MODEFLG ( AND 0FEH BIT0 LD (HL,A ( LD A,00H ( LD (HL,A ( A.7.15 QRS 1 List.A.7.20 List.A.7.20 incptr2.asm pointer INCPTR: LD L,(IX+0 pointer( LD H,(IX+1 LD DE,0004H pointer (4BYTE INCPTRJP0: LD C,(IX+2 pointer( LD B,(IX+3 pointer( INCBC INC BC LD A,(IX+4 ( AND C LD (IX+2,A pointer( LD A,(IX+5 ( AND B LD (IX+3,A pointer( LD A,H mem CP L JP NZ,INCPTRJP1 mem LD C,(IX+2 pointer( LD A,(IX+3 pointer( JP NZ,INCPTRJP1 pointer EXX INC C LD A,C OUT (PPI1C,A ( EXX INCPTRJP1: ADD IX,DE pointer DEC L pointer JP NZ,INCPTRJP0 A.7.16 RS232C PC 200 list.a.7.19 list.a.7.21 RS-232C PC A44
15 List.A.7.21 snd2pc3.asm RS232C ( PPI1B SEND2PC: RS232C 1byte HL RSSEND: PUSH HL RSJP10: LD E,BANK NUM IN A,(SIOACMD LD D,00H AND 04H RSJP00: JP Z,RSJP10 LD A,D LD A,(HL OUT (PPI1C,A AND 0FH 4 OUT (PPI1B,A LED ADD A,30H 30H POP HL OUT (SIOADAT,A PUSH HL RSJP11: IN A,(SIOACMD LD BC,SENDNUM RSJP01: AND 04H CALL RSSEND RS-232C 1 JP Z,RSJP11 LD A,(HL RRA 4 RRA RRA JP NZ,RSJP01 bankdata RRA AND 0FH INC D ADD A,30H 30H DEC E JP NZ,RSJP00 bankdata OUT (SIOADAT,A POP HL A45
1 8 Z80 Z GBA ASIC 2 WINDOWS C 1
1 8 Z80 Z80 20 8080 GBA ASIC 2 WINDOWS C 1 2.1 Z-80 A 0 - A 15 CPU Z80 D 0- D 7 I/O Z80 1: 1 (1) CPU CPU Z80 CPU Z80 AND,OR,NOT, (2) CPU (3) I/O () Z80 (4) 2 Z80 I/O 16 16 A 0, A 1,, A 15 (5) Z80I/O 8
More informationディジタルシステム設計
Z80 Z80 Z80 Z80 ROM RAM I/O 8255 8251 Z80PIO Z80CTC Z80SIO R C L Tr OP TTL MCB Z MC Z Z80 Z80 TMPZ84015BF KL5C8012 64180 H8 H8 PIC Microchip Technology PIC Z80 F A A' ALU B D H C E L IX IY SP PC C E L
More informationNAND FF,,
1. 1.1. NAND FF,, 1.2. 2. 1 3. アドレス ( 番地 ) 0 99 1 3 2 4 3 20 4 2 5 20 4. 8bit(0255) 7(3+4) 16 8 命令表 (0~255) コード内容 ( 機械語 ) ( 次の番地の内容 )+( 次の次の番地の内 99 容 ) の結果を次の次の次に書いてある番地に格納 2STOP A0A7, A8A15 D0D7 2 4.2.
More informationmain.dvi
20 II 7. 1 409, 3255 e-mail: namba@faculty.chiba-u.jp 2 1 1 1 4 2 203 2 1 1 1 5 503 1 3 1 2 2 Web http://www.icsd2.tj.chiba-u.jp/~namba/lecture/ 1 2 1 5 501 1,, \,", 2000 7. : 1 1 CPU CPU 1 Intel Pentium
More informationuntitled
13 Verilog HDL 16 CPU CPU IP 16 1023 2 reg[ msb: lsb] [ ]; reg [15:0] MEM [0:1023]; //16 1024 16 1 16 2 FF 1 address 8 64 `resetall `timescale 1ns/10ps module mem8(address, readdata,writedata, write, read);
More informationSE-800 INSTRUCTION BOOK
1 2 3 4 1b 1a 2 3 6 7 8 9 1c 1d 1e 4 5 11a 10 11b 11c 11d 13 12 14 5 6 7 3 4 5 6 7 8 1 2 24 23 22 9 10 11 21 20 19 18 16 17 15 14 13 12 8 9 10 11 12 13 14 1. 2. 3. 4. 5. 1. 2. 15 16 17 18 19 20 datavideo
More informationOAKS16-BoardKit
CDROM OAKS16 CDROM TOOLS DOC OPTION OAKS16-M30620FCAFP RS232C OAKS16-M30620FCAFP KD30 NC30WA OAKS16-M30620FCAFP OAKS16-M30620FCAFP OAKS16-EXBOARD OAKS16-EXBOARD RS232C 次の画面が表示されます FlashStart 00000h
More information<5A2D38308A E9197BF2E786C73>
A.Z-80 レジスタ構成図 主レジスタ 補助レジスタ アキュームレータ A フラグレジスタ F アキュームレータ A' フラグレジスタ F' B C B' C' D E D' E' 汎用レジスタ H L H' L' インタラプトベクトルレジスタ I メモリリフレッシュレジスタ R インデックスレジスタ IX インデックスレジスタ IY 専用レジスタ スタックポインタ SP プログラムカウンタ PC
More information1 ( ) 2 D-A D-A KUE-CHIP2 KUE-CHIP2 KUE-CHIPP2 KUE-CHIP (1) 2.2 D-A KUE-CHIP2 2.1 KUE-CHIP D-A
2 2010 11 8 0 9 5 7 0 7 B 2010 11 15 095701B 095703J 1 ( ) 2 D-A D-A KUE-CHIP2 KUE-CHIP2 KUE-CHIPP2 KUE-CHIP2 3 3.1 (1) 2.2 D-A KUE-CHIP2 2.1 KUE-CHIP D-A 2.11 1 3.2 (2) () () 3.2.1 (a) 1. 1 1: () 00 C0
More informationWAGO Profibus /-833及び三菱MELSEC Q02HCPU/QJ71PB92Dのコンフィグレーション
Version2.0(2009.2.6) Copyright 2008 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Kontakttechnik GmbH Hansastraße 27 D-32423 Minden Phone: +49 (0) 571/8 87 0 Fax: +49 (0) 571/8 87 1 69 E-Mail:
More informationRT300/140/105シリーズ 取扱説明書
REMOTE & BROADBAND ROUTER RT300i/RT140p/RT140f/RT140i RT140e/RT105p/RT105i/RT105e 2 3 4 5 6 7 8 9 10 Bold face Enter Ctrl Tab BS Del Console RT105i RT300i RT140p RT140f RT140i RT140e RT105p RT105i RT105e
More information3 SIMPLE ver 3.2: SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE (main memo
3 SIMPLE ver 3.2: 20190404 1 3 SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE 1 16 16 (main memory) 16 64KW a (C )*(a) (register) 8 r[0], r[1],...,
More information「FPGAを用いたプロセッサ検証システムの製作」
FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4
More information.,. 0. (MSB). =2, =1/2.,. MSB LSB, LSB MSB. MSB 0 LSB 0 0 P
, 0 (MSB) =2, =1/2, MSB LSB, LSB MSB MSB 0 LSB 0 0 P61 231 1 (100, 100 3 ) 2 10 0 1 1 0 0 1 0 0 100 (64+32+4) 2 10 100 2 5, ( ), & 3 (hardware), (software) (firmware), hardware, software 4 wired logic
More informationRT300i/RT140x/RT105i 取扱説明書
2 3 4 5 6 7 8 9 10 Bold face Enter Ctrl Tab BS Del Typewriter face RT105i RT300i RT140p RT140f RT140i RT140e RT105i RT300i 11 RARP 9600 bit/s 8 http://www.rtpro.yamaha.co.jp/ ftp.rtpro.yamaha.co.jp 12
More informationズームインNo.22(要約版・0608)
21 5 500 600 08 2030 10 40 35 50 21 21 25 5 21 500 600 10 0 08 10 1 2008 79 3.6 06 13 5.4 3 2 08 79 04 8 06 08 08 2030 10 40 50 3 1 .jp 08 835 Pro 35 5 35 35 08 10 35S 1 5 0.3 09 1 35 1 08 11 08 12 50
More informationUser Manual, Anybus Communicator for DeviceNet
User Manual Anybus Communicator for DeviceNet Rev. 2.52 HMS Industrial Networks AB Germany Japan Sweden U.S.A. France Italy China + 49-721 - 96472-0 + 81-45 - 478-5340 + 46-35 - 17 29 20 + 1-312 - 829-0601
More information1 122
6 1 2 3 4 5 6 1 122 PhoenixBIOS Setup Utility MainAdvancedSecurityPowerExit MainSystem DevicesSecurityBootExit System Time: [XX:XX:XX] [XX:XX:XX] System Date: [XX/XX/XX] [XX/XX/XXXX] Item Specific Help
More information1 142
7 1 2 3 4 5 6 7 8 1 142 PhoenixBIOS Setup Utility MainSystem DevicesSecurityPowerOthersBootExit System Time: [XX:XX:XX] Item Specific Help System Date: [XX/XX/XXXX] Floppy Drive: 1.44MB, 3 1 / 2" Hard
More informationPRECISION COMPACT DISC PLAYER DP-75V
PRECISION COMPACT DISC PLAYER DP-75V Accuphase warranty is valid only in Japan. 7 6 8 9 10 1 2 3 5 4 11 13 14 15 12 16 = CD/PROC PLAY PROGRAM REPEAT ALLONE A B LEVEL khz INDEX TRACK EXT M S db PROCESSOR
More informationdp0206_j
1 2 7 8 9 4 5 6 3 10 11 12 13 20 19 18 16 17 15 14 CONTROL AUDIO 2 AUDIO 1 CN2 CN1 CN20 CN15 1 2 3 4 H C E (E) 1 2 3 E C H 1 2 3 4 C 8 7 6 5 6 7 8 9 5 4 3 2 1 E A B SIGNAL/
More informationmicroSTATION Operation guide
J 2 - ii iii iv 1 1 2 4 7 8 9 10 11 1 5 6 3 2 10 15 9 11 12 13 14 3 7 6 5 4 3 2 1 4 5 PROGRAM OSC 1 MS1 (Multisample) Drum Kit MS2 (Multisample) MS3 (Multisample) Insert / Master / Total Effect IFX 1 MFX
More informationMicrosoft Word - J_CW330-ControlCommand_V doc
S 6 制御コマンド一覧表 品番 PT-CW330 / CW331R / CW240 PT-CX300 / CX301R PT-LW321 / LX351 PT-TW331R / TX301R CONTENTS 1. 基本フォーマット... 2 2. 基本制御コマンド... 3 2.1. Power ON (LAMP ON)... 3 2.2. Power OFF (STANDBY)... 3 2.3.
More informationスライド 1
6.LED( 発光ダイオード ) の制御を学ぼう 本稿の Web ページ http://www.cmplx.cse.nagoya-u.ac.jp/~furuhashi/education/pic/index.html 1 5V R 4 SW 1 R 3 R 2 SW 2 SW 3 PIC16F84A 1 RA2 RA1 18 2 RA3 RA0 17 3 RA4 OSC1 16 4 MCLR OSC2
More information(Making the electronic circuit with use of micro-processor)
(Making the electronic circuit with use of micro-processor) 1055083 1 1 2 3 4 2L T = Vs T = 1 34000 2 = 58.824 5 4069 9V R1 1k Q1 NPN R2 1k
More informationVR-509DN
VR-509DN LST0729-001C ... 4... 5... 8... 10... 45... 45... 46... 47... 48... 48... 49... 50... 51... 52... 52... 15... 16... 17 ON/OFF... 17... 18... 19... 20... 22... 24... 25... 26... 26... 27... 28...
More information137 6 1 2 3 4 5 6 138 6 139 1 2 3 4 5 6 140 6 141 1 2 1 2 142 6 3 143 1 2 144 6 145 1 2 3 4 5 146 6 147 1 1 148 6 1 2 149 1 2 1 2 150 6 151 152 6 1 2 153 1 2 3 154 1 2 6 3 155 156 6 157 158 1 6 2 159 1
More informationスライド 1
RX62N 周辺機能紹介データフラッシュ データ格納用フラッシュメモリ ルネサスエレクトロニクス株式会社ルネサス半導体トレーニングセンター 2013/08/02 Rev. 1.00 00000-A コンテンツ データフラッシュの概要 プログラムサンプル 消去方法 書き込み方法 読み出し方法 FCUのリセット プログラムサンプルのカスタマイズ 2 データフラッシュの概要 3 データフラッシュとは フラッシュメモリ
More informationR1LV1616H-I シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
More informationc J 2013/11/ H8/3062BF H NOP 2 PUSH.L ER5 1: 3 4, ER7 ), ER5 4 PUSH.L ER5 5 MOV.L 8, ER7 )
c 2013 2013 2J 2013/11/29 1 2 0 H8/3062BF H8 1 2 10 1 1 NOP 2 PUSH.L ER5 1: 3 MOV.L @(H 4, ER7 ), ER5 4 PUSH.L ER5 5 MOV.L ER6,@(H 8, ER7 ) 1 1 1 1 10 1 16 1: 2013 2J c 2013 2 2 5 6 2 1 B 2: 1. CPU 300
More informationPLC HMI High flexibility Simple networking Easy to use 190 HMI 2
PLC HMI High flexibility Simple networking Easy to use 190 HMI 2 Contents 4 11 14 15 3 SIMATIC PLC190 24 S7-1200/ S7-1200 S7-1200 I/OCPU ROM SIMATIC S7-1200PLC 4 S7-1200 CPU 100Mbps HMI-PLCPC-PLCPLC16
More informationTOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016
No. IB028901 Nov. 2016 1. 11 TOS7200 2. 14 3. 19 4. 23 5. 39 6. 49 7. 51 TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA5-15 125 Vac/10 A [85-AA-0003] 1 2.5 m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A
More information94
4 1 2 3 4 5 6 7 8 9 10 11 12 94 4 95 1 2 3 4 96 5 5 4 97 98 1 2 3 4 99 4 100 5 6 1 2 4 101 1 2 3 4 5 1 2 3 4 102 1 2 3 4 4 103 1 2 104 1 2 3 4 4 5 105 1 2 106 4 107 108 1 2 3 4 4 109 1 2 3 4 110 1 2 3
More informationNL-22/NL-32取扱説明書_操作編
MIC / Preamp ATT NL-32 A C ATT AMP 1 AMP 2 AMP 3 FLAT FLAT CAL.SIG. OVER LOAD DET. AMP 4 AMP 5 A/D D/A CONV. AMP 6 AMP 7 A/D CONV. Vref. AMP 8 AMP 10 DC OUT AMP 9 FILTER OUT AC DC OUT AC OUT KEY SW Start
More informationPSCHG000.PS
a b c a ac bc ab bc a b c a c a b bc a b c a ac bc ab bc a b c a ac bc ab bc a b c a ac bc ab bc de df d d d d df d d d d d d d a a b c a b b a b c a b c b a a a a b a b a
More informationADC121S Bit, ksps, Diff Input, Micro Pwr Sampling ADC (jp)
ADC121S625 ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter Literature Number: JAJSAB8 ADC121S625 12 50kSPS 200kSPS A/D ADC121S625 50kSPS 200kSPS 12 A/D 500mV
More information3 4 PIC
PIC 16 2 9 3 4 PIC 5 7 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 7 7 7 0 7 0 7 11 13 14 15 19 5-1 5-2 5-3 19 19 19 5-4 20 5-5 20 5-6 22 5-7 23 5-8 25 5-9 26 5-10 27 29 6-1 29 6-2 29 6-3 29 1 6-4 IC 30 6-5 31
More informationMEDIAEDGE MEDIAEDGE TEL FAX :00 12:00 13:00 17: MEDIAEDGE MEDIAEDGE 8. HDMI HDMIHigh-Definition M
VPM-H1 HDMI http://www.mediaedge.co.jp http://www.mediaedge.co.jp TEL:078-265-1551 FAX:078-265-1550 TEL:03-3517-1655 FAX:03-3517-1657 10 00 12 00 13 00 17 00 e-mail:info-mec@mediaedge.co.jp 651-0083 5-1-14
More informationProR3_J
DIGITAL REVERBERATOR L R CLIP -3-6 -9-12 -18-24 -36 INPUT PROGRAM STEREO L R MONO PRESET USER MIDI DIGITAL REVERBERATOR PRE EFFECT EQ DATA/CURSOR INC DEC PARAMETER MAIN FINE EQ EQ ON GATE GATE ON 7 8 9
More informationExpress5800/R320a-E4/Express5800/R320b-M4ユーザーズガイド
7 7 障害箇所の切り分け 万一 障害が発生した場合は ESMPRO/ServerManagerを使って障害の発生箇所を確認し 障害がハー ドウェアによるものかソフトウェアによるものかを判断します 障害発生個所や内容の確認ができたら 故障した部品の交換やシステム復旧などの処置を行います 障害がハードウェア要因によるものかソフトウェア要因によるものかを判断するには E S M P R O / ServerManagerが便利です
More informationAxiom_AIR_49_-_UserGuideJP_-_v1.0
[ WEB ] [ MAIL ] USB MIDI IN MIDI OUT R L R L VOL 3 2 4 5 1 4 8 5 7 3 3 2 2 1 6 B D A C E G F F F F F F 1 2 3 4 5 6 7 8 Appendix MIDI Mode: Messages and Sub-Parameters Modulation Wheel, Fader,
More information,, ( ) 5 ma ( ) 5V V 5 6 A B C D E F G H I J , LED LED, LED, 7 LED,, 7 LED ( ) V LED VCC 5V 7 LED VCC f g f a g b a b c e d e d c dp dp VCC (
[] PIC 8 (/6, 6/ ) (/, 6/) (5/7, 6/8) PIC PIC PIC (5/, 6/5) V 5 (5/, 7/ ) V LED ( LED ( /, 6/) V V V ( 5/8, 6/9) V ( 5/5, 6/6) ( V 5/8, 7/ 9) V % 6%, LED, LED /7, 6/ 5) 7,, LED, LED LED ,, ( ) 5 ma ( )
More informationuntitled
Verilog HDL Verilog HDL VerilogHDL veriloghdl / CPLD , 1bit 2 MUX 5 D,E) always) module MUX(out, a, b, sel); output out; input a, b, sel; A) IF module MUX(out, a, b, sel); output out; input a, b, sel;
More informationNL-20取扱説明書_操作編
MIC / Preamp A C AMP 1 AMP 2 AMP 3 FLAT FLAT CAL.SIG. OVER LOAD DET. AMP 4 AMP 5 A/D D/A CONV. V ref. AMP 8 AMP 10 DC OUT AC OUT AC DC OUT DATA BUS CPU ADDRESS BUS DSP Start Pause Stop Store Mode Cont
More informationVM-53PA1取扱説明書
VM-53PA1 VM-53PA1 VM-53 VM-53A VM-52 VM-52A VM-53PA1 VM-53PA1 VM-53A CF i ii VM-53 VM-53A VM-52 VM-52A CD-ROM iii VM-53PA1 Microsoft Windows 98SE operating system Microsoft Windows 2000 operating system
More informationR1RW0408D シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
More informationR1EV5801MBシリーズ データシート
1M EEPROM (128-kword 8-bit) Ready/Busy and function R10DS0209JJ0100 Rev.1.00 131072 8 EEPROM ROM MONOS CMOS 128 2.7V 5.5V 150ns (max) @ Vcc=4.5V 5.5V 250ns(max) @ Vcc=2.7V 5.5V 20mW/MHz (typ) 110µW (max)
More informationN Express5800/R320a-E4 N Express5800/R320a-M4 ユーザーズガイド
7 7 Phoenix BIOS 4.0 Release 6.0.XXXX : CPU=Pentium III Processor XXX MHz 0640K System RAM Passed 0127M Extended RAM Passed WARNING 0212: Keybord Controller Failed. : Press to resume, to setup
More informationExpress5800/R320a-E4, Express5800/R320b-M4ユーザーズガイド
7 7 Phoenix BIOS 4.0 Release 6.0.XXXX : CPU=Pentium III Processor XXX MHz 0640K System RAM Passed 0127M Extended RAM Passed WARNING 0212: Keybord Controller Failed. : Press to resume, to setup
More informationMicrosoft Word - Sample_CQS-Report_English_backslant.doc
***** Corporation ANSI C compiler test system System test report 2005/11/16 Japan Novel Corporation *****V43/NQP-DS-501-1 Contents Contents......2 1. Evaluated compiler......3 1.1. smp-compiler compiler...3
More information自動シャットタ<3099>ウンクイックインストールカ<3099>イト<3099>.indb
OMRON Corporation. 2011 All Rights Reserved. 2 3 4 5 6 7 8 9 10 11 12 13 14 15 title Red Hat Enterprise Linux Server (2.6.18-8.el5xen serial) root (hd0,1) kernel /xen.gz-2.6.18-8.el5 console=vga xencons=ttys16
More informationアセンブラ入門(CASL II) 第3版
CASLDV i COMET II COMET II CASL II COMET II 1 1 44 (1969 ) COMETCASL 6 (1994 ) COMETCASL 13 (2001 ) COMETCASL COMET IICASL II COMET IICASL II CASL II 2001 1 3 3 L A TEX 2 CASL II COMET II 6 6 7 Windows(Windows
More informationmidicontrolsurfaces60_J.book
Pro Tools Version 6.x for TDM or LE Systems on Windows or Macintosh 932911839-01 REV A MNL,MIDI CTRL SURF 6.1,JPN .............................. 1...........................................................
More informationЦифровой спутниковый ресивер Lumax DV 2400 IRD
13... 3 1.... 5 1.1 1.2... 5... 6 2.... 7 2.1 2.2 2.3... 7... 8... 9 3.... 10 3.1... 10 3.1.1 RF...10 3.1.2 SCART...11 3.2... 12 3.2.1 DISH IN...12 3.2.2 DiSEqC...13 4..... 14 4.1 0003.... 15 4.1.1...15
More information1. A/D 入力について分解能 12bit の A/D コンバータ入力です A/D 入力電圧とディジタル値との対応は理論上 入力電圧 0V : 0 入力電圧 +3V : 4095 です 実際はオフセットと傾きがあり ぴったりこの数値にはなりません 2. A/D 入力に使用する信号 STM32L_A
STM32L_ADC の説明 V003 2014/03/30 STM32L-Discovery の A/D 入力を行うプログラムです A/D CH0 ~ A/D CH3 の 4 本の入力が可能です 提供する PC のアプリケーション Access_SerialPort を使用して UART( 非同期シリアル通信 ) により A/D 入力の表示を行うことができます 無料の開発ツール Atollic TrueSTUDIO
More informationEQUIUM EQUIUM S5010 1
EQUIUM EQUIUM S5010 1 1 1 2 3 4 2 1 2 3 2 3 1 2 3 4 5 6 7 4 1 2 5 1 2 6 1 7 1 2 3 4 5 6 7 1 2 3 4 5 6 3 7 8 9 1 2 3 4 4 5 6 7 8 1 1 2 3 4 10 1 11 12 1 13 14 1 15 16 1 1 2 3 17 1 2 3 18 4 5 6 1 19 1 2 3
More informationDAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter (jp)
DAC121S101 DAC121S101/DAC121S101Q 12-Bit Micro Power, RRO Digital-to-Analog Converter Literature Number: JAJSA89 DAC121S101 12 D/A DAC121S101 12 D/A (DAC) 2.7V 5.5V 3.6V 177 A 30MHz 3 SPI TM QSPI MICROWIRE
More informationVR-306B
LST0656-001E ... 4... 5... 8... 10... 45... 45... 46... 47... 48... 48... 49... 50... 51... 5... 5... 15... 16... 18 ON/OFF... 18... 19... 0... 1... 4... 5... 6... 7... 8... 9 (Web)... 9... 0... 1... /...
More informationuntitled
PIC Pic MPLAB HEX Pic PIC 18CXXX 14000 17CXXX 16C92X 16F8XX 16C7XX 16C6XX 16C62X 16F8X 12C5XX 16C5X 16C55X 12C6XX d f b f k k PIC 4 2 1 2 1 SPI SPI,SSART SPI 4 5 8 1 2 SPI,USART 1 64 128 256 8 (10bit)
More informationA Responsive Processor for Parallel/Distributed Real-time Processing
E-mail: yamasaki@{ics.keio.ac.jp, etl.go.jp} http://www.ny.ics.keio.ac.jp etc. CPU) I/O I/O or Home Automation, Factory Automation, (SPARC) (SDRAM I/F, DMAC, PCI, USB, Timers/Counters, SIO, PIO, )
More informationXAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices
XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2
More informationMAX1213N EV.J
19-0610; Rev 0; 7/06 DESIGNATION QTY DESCRIPTION C1 C9, C13, C15, C16, C18, C19, C20, C35 C39, C49, C52 22 C10, C27, C28, C40 4 C11, C30 2 C12, C17, C58 C71 0 C14, C33 2 C21 C24 4 C25, C26, C51, C53, C54,
More information5 1 2 3 4 5 6 7 8 9 10 1 Quick Boot 1st Boot Device 2nd Boot Device 3rd Boot Device Network Boot Initial Display Mode S.M.A.R.T. for Hard Disks BootUp Num-Lock Password Check CPU Serial Number System BIOS
More informationVR-516/VR-516D/VR-516D2
VR-516 VR-516D VR-516D VR-516 (D) LST0730-001C ... 55... 56... 4... 5... 8... 10... 15... 16... 18 ON/OFF... 18... 19... 0... 1... 4... 5 /... 8... 9... 31... 3... 3... 33... 34... 35... 36 (Web)... 37...
More informationthesis.dvi
H8 e041220 2009 2 Copyright c 2009 by Kentarou Nagashima c 2009 Kentarou Nagashima All rights reserved , H8.,,,..,.,., AKI-H8/3052LAN. OS. OS H8 Write Turbo. H8 C, Cygwin.,., windows. UDP., (TA7279P).,.
More informationIP1_ug.book
1 1 2 Press to enter SETUP 1 2 1 Press to enter SETUP Enter passord[ ] Phoenix TrustedCore(tm) Setup Utility Main Advanced Security System Hardare
More informationADC78H90 8-Channel, 500 kSPS, 12-Bit A/D Converter (jp)
8-Channel, 500 ksps, 12-Bit A/D Converter Literature Number: JAJSA63 8 500kSPS 12 A/D 8 12 CMOS A/D 500kSPS / AIN1 AIN8 8 SPI QSPI MICROWIRE DSP (AV DD ) 2.7V 5.25V (DV DD ) 2.7V AV DD 3V 1.5mW 5V 8.3mW
More informationR1LV0416Dシリーズ データシート
Wide Temperature Range Version 4M SRAM (256-kword 16-bit) RJJ03C0237-0100 Rev. 1.00 2007.05.24 262,144 16 4M RAM TFT 44 TSOP II 48 CSP 0.75mm 3.0V 2.7V 3.6V 55/70ns max 3µW typ V CC =3.0V 2CS 40 +85 C
More informationRL78ファミリ用Cコンパイラ CA78K0R スタートアップルーチンの変更について(RL78/G10用)
RL78 ファミリ用 C コンパイラ CA78K0R スタートアップルーチンの変更について RL78/G10 向けのコードサイズの削減について 株式会社ルネサスソリューションズツールビジネス本部ツール技術部 2014/6/20 Rev. 1.00 R20UT3046JJ0100 はじめに 本資料は RL78/G10 を使用する際に スタートアップルーチンのコードサイ ズを削減する方法について説明します
More informationND80ZⅢ応用プログラムq
Z80 命令説明書 ( 有 ) 中日電工 目次 [ はじめに ] 1 Ⅰ. レジスタについて 1 Ⅱ. 8 ビット転送命令 1 1.LD, 1 2.LD,(HL) 1 3.LD (HL), 1 4.LD,n 1 5.LD (HL),n 1 6.LD A,(BC) 2 7.LD A,(DE) 2 8.LD A,(nn) 2 9.LD (BC),A 2 10. LD (DE),A 2 11. LD (nn),a
More information1 1 2 3 4 5 1 2 3 4 5 6 1 2 3 4 1 2 3 4 5 6 7 1 2 1 1 2 CX-Programmer USB A B CP1E CPU USB ( ) (USB) USB2.0 B USB USB2.0 5 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5 6 1 2 1 2 L1 L2/N COM 01 03 05 07 09 11 01 03 05
More informationA-GAGE High - Resolution MINI ARRAY Instruction Manual Printed in Japan J20005M
A-GAGE High - Resolution MINI ARRAY Instruction Manual E-mail : mail@bannerengineering.co.jp http://www.bannerengineering.com Printed in Japan J20005M4 page 2 page 3 page 4 page 5 page 6 page 7 page 8
More informationTriple 2:1 High-Speed Video Multiplexer (Rev. C
www.tij.co.jp OPA3875 µ ± +5V µ RGB Channel OPA3875 OPA3875 (Patented) RGB Out SELECT ENABLE RED OUT GREEN OUT BLUE OUT 1 R G B RGB Channel 1 R1 G1 B1 X 1 Off Off Off 5V Channel Select EN OPA875 OPA4872
More informationDB0
IRQ CS# A0 RD# WR# DB0- CPU I/F FIFO/RAM 88 Timing Control Key In Control Scan Counter SHIFT CNTl/STB RL0-# SL0- BD# RESET CLK Display RAM 8 Display Drive OUTB0- OUTA0- RL# RL# RL# RL# RESET RD# WR# GND
More informationスライド 1
8. ステッピングモータの制御を学ぼう 秋月電子通商 PIC ステッピングモータドライバキット ( 小型モータ付き ) を参照しました. 回路製作の詳細は第 0 章を参照してください. 1 2 第 0 章図 28 より完成写真 ( マイコン回路 + ステッピングモータ駆動回路 ) PIC マイコンによるステッピングモータの制御 PIC16F84 R 1 R 2 RB6 RB0 ステッピングモータ S
More informationc 2014 2 t WC 1 2: SRAM 1.2 DRAM DRAM DRAM DRAM 3 4M 1 DRAM 22 1 A0 A10 11 DRAM 22 DIN DOUT 1 DRAM
2014/4/22 1 1.1 SRAM SRAM 1 128K 1M 128K 8 17 8 SRAM CS 1 OE 2 WE 3 CS OE WE V CC V SS 1: SRAM SRAM 2 2 (a) t ACC t RC 1 2 (b) t CSW CS 1 chip select 2 output enable 3 write enable 1 c 2014 2 t WC 1 2:
More information00.目次_ope
816XL ii iii iv iv User Entry 1 3 v vi vii viii 1 1 C: >VTTERM 1- 1 1-3 1 1-4 1 1-5 1 1-6 1 1-7 1 1-8 1 1-9 1 1-10 C: >VTN 1 Host Name: 1-11 1 01 1-1 0.0.0.0 1 1-13 1 1-14 - -3 Port status and configuration
More information2005 1
25 SPARCstation 2 CPU central processor unit 25 2 25 3 25 4 DRAM 25 5 25 6 : DRAM 25 7 2 25 8 2 25 9 2 bit: binary digit V 2V 25 2 2 2 2 4 5 2 6 3 7 25 A B C A B C A B C A B C A C A B 3 25 2 25 3 Co Cin
More informationNios II ハードウェア・チュートリアル
Nios II ver. 7.1 2007 8 1. Nios II FPGA Nios II Quaruts II 7.1 Nios II 7.1 Nios II Cyclone II count_binary 2. 2-1. http://www.altera.com/literature/lit-nio2.jsp 2-2. Nios II Quartus II FEATURE Nios II
More informationr1.dvi
2014 1 2014.4.10 0 / 1 / 2 / 3 Lisp 4 5 ( ) 1 (5 1 ) 5 1 1.1? 0 1 (bit sequence) 5 101 3 11 2 (binary system) 2 1000 8 1 ( ) ( )? ( 1) r1 1000 1001 r2 1002... r3 1: (memory) (address) CPU (instruction)
More informationJIIAセミナー
Digital Interface IIDC URL teli.co.jp/ E-Mail http://www.toshiba-teli.co.jp teli.co.jp/ s-itokawa@toshiba-teli.co.jpteli.co.jp EIA,NTSC EIA,NTSC 4-5 JIIA JIIA - / Digital Interface Digital Interface IEEE1394
More information1 144
5 1 2 3 4 5 6 7 8 9 10 11 12 1 144 AMIBIOS SETUP - POWER MANAGEMENT SETUP (C)1999 American Megatrends, Inc. All Rights Reserved ACPI Standby State Power Management/APM Video Power Down Mode Hard Disk Power
More informationTK-S686_S686WP
TK-S686 TK-S686WP TK-S686 TK-S686WP LST0659-00B 2 ( ) T A 3 4 g g I _I I _I _ I_ I 5 A A B A B 6 7 A B C D E I H G F J K L N M A _ _ A B C J A K 8 D A B C D E A F O G A H S O R R P Q T I J A T A K A L
More informationUSERMANUAL_JPN
TWEAKER ユーザーマニュアル BUTTON: A1 ENCODER: CC 57 RING: CC 79 BUTTON: A#1 ENCODER: CC 58 RING: CC80 BUTTON: B1 ENCODER: CC 59 RING: CC81 A0 POT: CC 51 CENTER NOTE: D#2 NOTE: D#3 AFTERTOUCH:
More informationcover1.indd
OMRON Corporation. 2010 All Rights Reserved. Power Credit UPS PowerAct Pro Ver.4.x PA PowerAct Pro PA UPS Power Credit 2 3 4 5 6 7 8 9 10 11 12 13 title Red Hat Enterprise Linux Server (2.6.18-8.el5xen
More informationHN58X2502/HN58X2504I
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NE エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
More information1 138
5 1 2 3 4 5 6 7 8 1 138 BIOS Setup Utility MainAdvancedSecurityPowerExit Setup Warning Item Specific Help Setting items on this menu to incorrect values may cause your system to malfunction. Select 'Yes'
More informationYDP-S34 MIDI リファレンス
YDP-S34 JA 2 3 MSB (0-127) LSB (0-127) Program Change # (1-128) 108 0 1 108 1 1 108 1 2 108 0 5 108 0 6 108 0 7 108 0 12 108 1 20 108 0 17 108 0 49 4 MIDI CHANNEL MESSAGE (1) MIDI Events Status byte 1st
More informationCDR1000_J
PROFESSIONAL AUDIO CD ORDER PROFESSIONAL AUDIO CD ORDER OPEN/ CLOSE PEAK HOLD TIME DISPLAY INPUT SELECT UTILITY LEVEL POWER MUTE UV22 REPEAT A-B SYNC AUTO INDEX INC TRACK INC 0 10 L R PHONES LEVEL ON /
More informationM G
M0005351G TYPE S / TYPE C Q-SETUP ....... 1 1....3 1.1.... 3 1.2.... 4 1.2.1....4 1.2.2....4 1.3.... 8 2....11 2.1....11 2.2....11 3....12 3.1.... 12 3.2.... 13 3.3.... 18 3.4.... 18 3.4.1. ->...18 3.4.2.
More informationフリーセルプロの使い方
FreeCell Pro 011 2 FreeCell Pro 2002 FCPRO.HLP FreeCell Pro6.4 6.5 FreeCell Pro 1000 http://solitairelaboratory.com/fcpro.html FreeCell Pro 2009 2 3 FreeCell Pro Microsoft FC 0 Windows 3.1 FreeCell Pr
More informationExpress5800/R110a-1Hユーザーズガイド
4 Phoenix BIOS 4.0 Release 6.0.XXXX : CPU=Xeon Processor XXX MHz 0640K System RAM Passed 0127M Extended RAM Passed WARNING 0B60: DIMM group #1 has been disabled. : Press to resume, to
More information4
I/O 2AO 0/4-20mA / DC6-18V 16Bit Ver. 1.0.0 2 750-563 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO
More informationSR-X324T1/316T1 サーバ収容スイッチ ご利用にあたって
SR-X324T1/316T1 P3NK-4092-04Z0 324T1/316T1 V01 SR-X324T1/316T1 V01 2010 4 2011 5 2 2012 3 3 2012 11 4 Microsoft Corporation Copyright FUJITSU LIMITED 2010-2012 2 SR-X324T1/316T1 V01...2...5...5...5...5...6...7...8...8...11...11...11...11...11...11...12...12...12...12...12...13...13
More informationADC082S021 2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter (jp)
2 Channel, 50 ksps to 200 ksps, 8-Bit A/D Converter Literature Number: JAJSAA2 2 200KSPS 8 A/D 2 8 CMOS A/D 50kSPS 200kSPS / IN1 IN2 1 2 SPI QSPI MICROWIRE DSP 2.7V 5.25V 3V 1.6mW 5V 5.8mW 3V 0.12 W 5V
More information本機をお使いの方へ
MA46H/S Windows 98 / NT 4.0 Windows 98 / NT 4.0 MA46H/S BIOS 1999 10 808-877675-132-A 3 AT 6. 1. BIOS P.7 1. Windows 98 Windows Windows 98 Microsoft Windows 98 Windows NT 4.0 Microsoft Windows NT Workstation
More informationスライド 1
4. 演算命令 ( つづき ) ( 足し算の桁上がり,Rotate, etc.) を学ぼう 本稿の Web ページ http://www.cmplx.cse.nagoya-u.ac.jp/~furuhashi/education/pic/index.html 1 本章では足し算の桁上がり情報の格納場所の確認をするプログラムを学びます. PIC16F マイコンではデータは 8 ビットで表されています.
More informationREVISION 2.85(6).I 1
REVISION 2.85(6).I 1 2 3 4 5 6 7 8 KDC300 ユーザーマニュアル 1.1 同梱物 本機のパッケージには 以下の物が同梱されています 1 2 3 4 本体 バーコード Data Collector 1 台 USB ケーブル 1本 ネックストラップ 1 本 ソフトウェアとユーザーマニュアルを含む CD-ROM 1枚 KTSync - XP, Vista,Windows7,
More information