ディジタルシステム設計
|
|
|
- かずまさ たみや
- 9 years ago
- Views:
Transcription
1 Z80 Z80 Z80 Z80 ROM RAM I/O Z80PIO Z80CTC Z80SIO R C L Tr OP TTL
2
3 MCB Z MC Z
4 Z80 Z80 TMPZ84015BF KL5C H8 H8 PIC Microchip Technology PIC
5 Z80 F A A' ALU B D H C E L IX IY SP PC C E L IR
6 Z80 A A F F B C D E H L BCDEHL IX IY SP CALL PC I R
7 Z80 A15 A14 A13 A12 A11 A10 A9 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 A8 WR RD M1 MREQ IORQ RFSH HALT WAIT INT NMI RESET BUSRQ BUSAK V GND CPU CPU Z80 CPU
8 Z80CPU A0-A15 H D7-D0 H M1 L OP OPOP MERQ L IORQ L
9 Z80CPU RD L CPU WR L CPU RFSH L HALT L CPUHALT NOP
10 Z80CPU WAIT L Z80CPU CPU INT L FF) BUSRQ NMI INT T NMI CPUH
11 Z80CPU RESET L RESETCPU IH RH BUSRQ L CPU BUSAK L CPU TTL
12 CPU T1 T2 T3 T4 T1 T2 T3 T1 T2 T3 MI M2 M3 (OP) () () CPU
13 OP M1 T1 T2 T3 T4 T1 A0A15 MREQ RD WAIT M1 DB0DB7 RFSH OP(M1)
14 OP M1 T1 T2 TW TW T3 T4 A0A15 MREQ RD DB0DB M1 WAIT RFSH OP
15 T1 T2 T3 T1 T2 T3 A0A15 MREQ RD WR (D0D7) WAIT 4-3
16 T1 T2 TW TW T3 T1 A0A15 MREQ RD (D0D7) WR (D0D7) WAIT 4-3A
17 A0A7 T1 T2 TW T3 T1 IORQ RD WAIT WR 4-4
18 T1 T2 TW TW T3 A0A7 IORQ RD WAIT WR 4-4A
19 M T Tx Tx Tx T1 BUSRQ BUSAK A0A15 D0D7 MREQRD WRIORQ RFSH 4-5 /
20 M T M1 T1 T2 TW TW* T3 INT A0A15 M1 MREQ IORQ WAIT RD 4-6 /
21 NM1 M T T1 T1 T2 T3 T4 A0A15 M1 MREQ RD RFSH 4-7
22 HALT INT or NM1 M1 M1 T4 T1 T2 T4 T1 T3 M1 T2 4-8
23 M T T1 T2 TW TW TW T3 M1 IORQ IORQ WAIT 1 4-6B 1/
24 Z80 LD ddnn dd <= nn OP dd dd BC 00 DE 01 HL 10 SP 11 HEX 01+ C Z P/V S N H M T
25 Z80 memory register direct addressing register indirect addressing immediate addressing index addressing relative addressing bit addressing
26 Z80
27 OP OP LD A, 80H A <= 80H
28 OP HL LD HL nn HL nn LD HL H
29 OP RST H H RST H H RST H H RST H H
30 OP OP OP JR e PC PC+e JRe
31 OP LD A nn A nn LD A H HA
32 OP OP OP LD A IX A IX A
33 OP OP LD B C B C
34 OP OP ADD A B A A+B EX DE HL DE HL
35 OP LD A, HL A HL) HLA
36 Z80 CPU BIT A A F RES HL SET IX HL
37 1. ADD A, B A <= A + B 2. LD A, (0100H) A <= (0100H)
38 Z80 data transfer instruction ) ( operation instruction ) ( branch instruction ) ( subroutine call / returninstruction ) ( input / output instruction ) CPU( CPU control instruction )
39 LD LD LD nn nn LD nn) (nn) LD nn (nn) LD A A LD A A ABCDEHL n nn BC,DEHL PUSH SP H SPL POP L SP H SP
40 ADD ADD A,n A A+n ADC ADC A,n A A n + CY SUB SUB s A A - s SBC SBC s A A s - CY AND AND s A A s XOR XOR s A A s OR OR s A A s CP CP s A - s ( INC INC r r DEC DEC r r r 1
41 JP nn JP ccnn PC nn if cc = true, PC <= nn cc NZ Z= Z Z= NC CY MSB C CY MSB PO P= PE P P S MSB M S MSB
42 CALL nn PC PC<=nn SP-1)PCH SP-2PCL PCnn RET PC PCLSPPCHSPSPSP+1 CALL ccnn RET cc cccall ccret NZ Z= Z Z= NC CY MSB C CY MSB PO P= PE P P S MSB M S MSB
43 IN A, (n) A IN r, ( C ) r <= ( C ) C OUT (n)a A OUT C)A CA OTIROUTDOTDRINIINIRINDINDR
44 CPU NOP HALT DI EI IM0 IM1 IM A H I
45 CY RLC CY SLA CY RRC CY SRA CY RL CY SRL CY RR B3 B0 B7 B B3 B0 B3 B0 B7 B B3 B0 Acc HL) RLD Acc HL) RRD
46 CPI ; CPIR ; A(HL) HL <= HL+1 BC <= BC++1 HL)A A(HL) HL <= HL+1 BC <= BC++1 HL)A BC CPD A=(HL), HL <= HL-1, BC <= BC-1 HL)A CPDR ; A=(HL), HL <= HL-1, BC <= BC-1 HL)A BC
47 EXX BC BC DE DE HL HL EX DE, HL DE HL EX AF, AF AF AF EX SP), HL L SP) H SP+1) EX SP), IX IXL SP) IXH SP+1) EX SP) IY IYL SP) IYH SP+1)
48 RST 0 H C7H RST 8 H CFH RST 16 H D7H RST 24 H DFH RST 32 H E7h RST 40 H EFH RST 48 H F7H RST 56 H FFH
49 DAA A CPL A NEG CCF SCF AA A CY
50 LDI (DE) <= (HL), DE <= DE+1, HL <= HL+1, BC <= BC-1 HL)DE LDIR (DE) <= (HL), DE <= DE+1, HL <= HL+1, BC <= BC-1 HL)DEBC LDD (DE) <= (HL), DE <= DE1, HL <= HL1, BC <= BC1 HL)DE LDDR (DE) <= (HL), DE <= DE1, HL <= HL1, BC <= BC1 HL)DEBC
51
52
53 Σ
54
55
56 CPU
57
58
59 MSB LSB S Z X H X P/V N CY S MSB=1 Z X H X P/V N ADD SUB CY MSB
60
61
62
63
64
65
66
67
68 START CALL CALL CALL CALL CALL CALL N START START RETI START RETI CALL START START N RETI RETI
69 Z80 INT Z80 CPU Vcc I/O I/O I/O I/O4 06H 00H 02H 04H IEI IEO IEI IEO IEI IEO IEI IEO I H H H H L L L L L 0000H IO2 H I IO2 H ;PIO MODO H 00H ORG 0000H 2802H 30H LD SP, 0000H 00H 40H IM H 00H LD A, 28H 50H LD I, A 3000H 4000H 5000H FFFFH LD A, B OUT (PIOCON), A LD A,00H OUT (PIOCON),A LD A, B ; OUT (PIOCON), A
70 Z80 Vcc H H H H H IEI IEO IEI IEO IEI IEO IEI IEO Vcc H H H L L IEI IEO IEI IEO IEI IEO IEI IEO Vcc H H L L L IEI IEO IEI IEO IEI IEO IEI IEO Vcc H H H L L IEI IEO RETI IEI IEO IEI IEO RETI Vcc H H H H IEI IEO IEI IEO RETI IEI IEO H RETI
71
72
73
74
75 16 Add BUS Data BUS 8 13 Control BUS CPU ROM RAM I/O1 I/O2 I/O i8255 Z80PIO CPU ROM RAM I/O INPUT/OUTPUT CPU etc
76 CPU CPU ON CPU
77 IC Read write memory RWM read only memory ROM
78 IC IC RAM RAM random access memory PROM programmable ROM ROM read only memory SAM sequential access memory EPROM erasable PROM DRAM dynamic RAM SRAM static RAM EEPROM electrically erasable PROM EPROM ROM CCD charge coupled device)
79
80 Kbit 4 Kbit KB Kbit KB Mbit 131KB = Gbit MB
81 K D7 D0 Bit bit bit
82 ROM KB H 1FFFH 2764 RAM KB H FFFH 6264
83 i i C
84 D7 PA7 A D0 PA0 PC7 CS RD WR PC4 PC3 PC0 PB7 A1 A0 B RESET PB0
85 i CPU CPU A A PA A PA-PA7 PC4-PC7 RD PC-PC WR A1 A0 RESET PB-PB CS
86 i PA PC PC PB PAPA PC PB PC PB PA A CPC7-PC3
87 i D6D5 D6D5 D6D5X A OUTPUT INPUT C B OUTPUT INPUT A,B A,B A B C D7 D6 D5 D4 D3 D2 D1 D0 OUTPUT INPUT
88 i C D3 D2 D1 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 H") L") D7 D6 D5 D4 D3 D2 D1 D0
89
90 Z80PIO Z80PIO
91
92 Z80PIO
93 PIO D7 D6 D5 D4 D3 D2 D1 D0 M1 M0 X X NO YES D7 D6 D5 D4 D3 D2 D1 D0 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 D7 D6 D5 D4 D3 D2 D1 D0 EI A/O H/L MF NO YES D7 D6 D5 D4 D3 D2 D1 D0 MB7 MB6 MB5 MB4 MB3 MB2 MB1 MB0 NO YES D7 D6 D5 D4 D3 D2 D1 D0 V7 V6 V5 V4 V3 V2 V1 V0 Z80PIO D0
94
95
96
97 i
98 (transmitter data (receiver data (data set read) data terminal ready) clear to send) request to send) TxE (transmitter empty) (transmitter ready) xe=1 RxRDY(receiver ready) TxC (transmitter clock) receiver clock)
99
100 Z80CTC
101
102 Z80SIO
103
104
105
106
107 PNPNPN
108 TTL
109
110 OP
111 OP
112 OP
113 OP
114 OP
115 OP
116 OP
117 OP
118 FET
119 OR,NOR)
120 (AND NAND)
121 (BUFFER NOR)
122
123
124 ONH
125
126
127
128
129
130
131
132 i
133
134
135 LED
136
137
138
139
140
141
142
143
144
145
1 8 Z80 Z GBA ASIC 2 WINDOWS C 1
1 8 Z80 Z80 20 8080 GBA ASIC 2 WINDOWS C 1 2.1 Z-80 A 0 - A 15 CPU Z80 D 0- D 7 I/O Z80 1: 1 (1) CPU CPU Z80 CPU Z80 AND,OR,NOT, (2) CPU (3) I/O () Z80 (4) 2 Z80 I/O 16 16 A 0, A 1,, A 15 (5) Z80I/O 8
NAND FF,,
1. 1.1. NAND FF,, 1.2. 2. 1 3. アドレス ( 番地 ) 0 99 1 3 2 4 3 20 4 2 5 20 4. 8bit(0255) 7(3+4) 16 8 命令表 (0~255) コード内容 ( 機械語 ) ( 次の番地の内容 )+( 次の次の番地の内 99 容 ) の結果を次の次の次に書いてある番地に格納 2STOP A0A7, A8A15 D0D7 2 4.2.
<5A2D38308A E9197BF2E786C73>
A.Z-80 レジスタ構成図 主レジスタ 補助レジスタ アキュームレータ A フラグレジスタ F アキュームレータ A' フラグレジスタ F' B C B' C' D E D' E' 汎用レジスタ H L H' L' インタラプトベクトルレジスタ I メモリリフレッシュレジスタ R インデックスレジスタ IX インデックスレジスタ IY 専用レジスタ スタックポインタ SP プログラムカウンタ PC
.,. 0. (MSB). =2, =1/2.,. MSB LSB, LSB MSB. MSB 0 LSB 0 0 P
, 0 (MSB) =2, =1/2, MSB LSB, LSB MSB MSB 0 LSB 0 0 P61 231 1 (100, 100 3 ) 2 10 0 1 1 0 0 1 0 0 100 (64+32+4) 2 10 100 2 5, ( ), & 3 (hardware), (software) (firmware), hardware, software 4 wired logic
「FPGAを用いたプロセッサ検証システムの製作」
FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4
main.dvi
20 II 7. 1 409, 3255 e-mail: [email protected] 2 1 1 1 4 2 203 2 1 1 1 5 503 1 3 1 2 2 Web http://www.icsd2.tj.chiba-u.jp/~namba/lecture/ 1 2 1 5 501 1,, \,", 2000 7. : 1 1 CPU CPU 1 Intel Pentium
DRAM SRAM SDRAM (Synchronous DRAM) DDR SDRAM (Double Data Rate SDRAM) DRAM 4 C Wikipedia 1.8 SRAM DRAM DRAM SRAM DRAM SRAM (256M 1G bit) (32 64M bit)
2016.4.1 II ( ) 1 1.1 DRAM RAM DRAM DRAM SRAM RAM SRAM SRAM SRAM SRAM DRAM SRAM SRAM DRAM SRAM 1.2 (DRAM, Dynamic RAM) (SRAM, Static RAM) (RAM Random Access Memory ) DRAM 1 1 1 1 SRAM 4 1 2 DRAM 4 DRAM
3 SIMPLE ver 3.2: SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE (main memo
3 SIMPLE ver 3.2: 20190404 1 3 SIMPLE (SIxteen-bit MicroProcessor for Laboratory Experiment) 1 16 SIMPLE SIMPLE 2 SIMPLE 2.1 SIMPLE 1 16 16 (main memory) 16 64KW a (C )*(a) (register) 8 r[0], r[1],...,
(Making the electronic circuit with use of micro-processor)
(Making the electronic circuit with use of micro-processor) 1055083 1 1 2 3 4 2L T = Vs T = 1 34000 2 = 58.824 5 4069 9V R1 1k Q1 NPN R2 1k
ＮＤ８０ＺⅢ応用プログラムq
Z80 命令説明書 ( 有 ) 中日電工 目次 [ はじめに ] 1 Ⅰ. レジスタについて 1 Ⅱ. 8 ビット転送命令 1 1.LD, 1 2.LD,(HL) 1 3.LD (HL), 1 4.LD,n 1 5.LD (HL),n 1 6.LD A,(BC) 2 7.LD A,(DE) 2 8.LD A,(nn) 2 9.LD (BC),A 2 10. LD (DE),A 2 11. LD (nn),a
S5U1C8F360T1 Manual (S1C8F360 DEMO Board)
MF-0 CMOS -BIT SINGLE CHIP MICROCOMPUTER SUCF0T Manual (SCF0 DEMO Board) Hardware/Software SEIKO EPSON CORPORATION 00 S C 0 F 0A0 00 SU C D 00 SUCF0T Manual I HARDWARE SUCF0T MANUAL EPSON I-i (SCF0 DEMO
ＺＢ１１Ｗ取扱説明書
KL5C8012(Z80) 命令説明書 ( 有 ) 中日電工 目次 Ⅰ. レジスタについて 1 Ⅱ. 8 ビット転送命令 2 1.LD, 2 2.LD,(HL) 2 3.LD (HL), 2 4.LD,n 2 5.LD (HL),n 2 6.LD A,(BC) 2 7.LD A,(DE) 3 8.LD A,(nn) 3 9.LD (BC),A 3 10. LD (DE),A 3 11. LD (nn),a
計算機ハードウエア
計算機ハードウエア 209 年度前期 第 5 回 前回の話 (SH745) (32 bit) コンピュータバスの構成 インタフェース (6 bit) I/O (Input/ Output) I/O (22 bit) (22 bit) 割り込み信号リセット信号 コンピュータバスは コンピュータ本体 () と そのコンピュータ本体とデータのやり取りをする複数の相手との間を結ぶ 共用の信号伝送路である クロック用クリスタル
R1EV5801MBシリーズ データシート
1M EEPROM (128-kword 8-bit) Ready/Busy and function R10DS0209JJ0100 Rev.1.00 131072 8 EEPROM ROM MONOS CMOS 128 2.7V 5.5V 150ns (max) @ Vcc=4.5V 5.5V 250ns(max) @ Vcc=2.7V 5.5V 20mW/MHz (typ) 110µW (max)
目次 [ はじめに ] 1 [1] レジスタについて 1 [2] 8ビット転送命令 1 1. MOV 1, MOV,M 2 3. MOV M, 2 4. MVI,B MVI M,B LDAX B 2 7. LDAX D 2 8. LDA NN 2 9. STAX
![目次 [ はじめに ] 1 [1] レジスタについて 1 [2] 8ビット転送命令 1 1. MOV 1, MOV,M 2 3. MOV M, 2 4. MVI,B MVI M,B LDAX B 2 7. LDAX D 2 8. LDA NN 2 9. STAX](/thumbs/83/87542337.jpg "目次 [ はじめに ] 1 [1] レジスタについて 1 [2] 8ビット転送命令 1 1. MOV 1, MOV,M 2 3. MOV M, 2 4. MVI,B MVI M,B LDAX B 2 7. LDAX D 2 8. LDA NN 2 9. STAX")
ND80ZⅢ 8080 命令説明書 ( 有 ) 中日電工 目次 [ はじめに ] 1 [1] レジスタについて 1 [2] 8ビット転送命令 1 1. MOV 1,2 1 2. MOV,M 2 3. MOV M, 2 4. MVI,B2 2 5. MVI M,B2 2 6. LDAX B 2 7. LDAX D 2 8. LDA NN 2 9. STAX B 2 10. STAX D 2 11. STA
HN58V256Aシリーズ/HN58V257Aシリーズ データシート
HN58V256A HN58V257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58V257A) RJJ03C0132-0600 Rev. 6.00 2007. 05. 24 HN58V256A HN58V257A 32768 8 EEPROM ROM MNOS CMOS 64 3V 2.7 5.5V 120ns (max)
HN58C256A シリーズ/HN58C257A シリーズ データシート
HN58C256A HN58C257A 256k EEPROM (32-kword 8-bit) Ready/Busy and RES function (HN58C257A) RJJ03C0133-0600Z Rev. 6.00 2006. 10. 26 HN58C256A HN58C257A 32768 8 EEPROM ROM MNOS CMOS 64 5V±10% 85ns/100ns (max)
,, ( ) 5 ma ( ) 5V V 5 6 A B C D E F G H I J , LED LED, LED, 7 LED,, 7 LED ( ) V LED VCC 5V 7 LED VCC f g f a g b a b c e d e d c dp dp VCC (
[] PIC 8 (/6, 6/ ) (/, 6/) (5/7, 6/8) PIC PIC PIC (5/, 6/5) V 5 (5/, 7/ ) V LED ( LED ( /, 6/) V V V ( 5/8, 6/9) V ( 5/5, 6/6) ( V 5/8, 7/ 9) V % 6%, LED, LED /7, 6/ 5) 7,, LED, LED LED ,, ( ) 5 ma ( )
R1LV0416Dシリーズ データシート
Wide Temperature Range Version 4M SRAM (256-kword 16-bit) RJJ03C0237-0100 Rev. 1.00 2007.05.24 262,144 16 4M RAM TFT 44 TSOP II 48 CSP 0.75mm 3.0V 2.7V 3.6V 55/70ns max 3µW typ V CC =3.0V 2CS 40 +85 C
76 3 B m n AB P m n AP : PB = m : n A P B P AB m : n m < n n AB Q Q m A B AQ : QB = m : n (m n) m > n m n Q AB m : n A B Q P AB Q AB 3. 3 A(1) B(3) C(
3 3.1 3.1.1 1 1 A P a 1 a P a P P(a) a P(a) a P(a) a a 0 a = a a < 0 a = a a < b a > b A a b a B b B b a b A a 3.1 A() B(5) AB = 5 = 3 A(3) B(1) AB = 3 1 = A(a) B(b) AB AB = b a 3.1 (1) A(6) B(1) () A(
HXテクニカルマニュアル
UNI-WIRE HX 1.1 i UNI-WIRE AnyWire ii iii 1...4 11 UNI-WIRE HX... 4 12... 5 UNI-WIRE HX...5...5...5 13 UNI-WIRE HX... 7...7...9...9...9...10...10 14 UNI-WIRE HX... 11...11...11...12...13...13...17 15 I/O...
A7ECG圧縮Z80program.doc
A.7 A.7.1 4.5 Z80CPU Z80 XA-80 ROM ICE(In-Circuit Emulator Z-Vision Pro A/D A/D CPU 4ms CPU 1 1 200s RS-232C PC A.7.2 list.a.7.1 A/D List.A.7.2 list.a.7.1 include List.A.7.1 bank10.asm ECG INCLUDE "DEFIO.ASM"
R1LV1616H-I シリーズ
お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジが合併し 両社の全ての事業が当社に承継されております 従いまして 本資料中には旧社名での表記が残っておりますが 当社の資料として有効ですので ご理解の程宜しくお願い申し上げます ルネサスエレクトロニクスホームページ (http://www.renesas.com)
SED1353 Technical Manual
SED1353 Series Dot Matrix Graphics LCD Controller MF119-1b 1. 2. 3. 4. 5. 6. MS-DOS Windows Microsoft PC/AT VGA IBM International Business Machines SEIKO EPSON CORPORATION 1997 SED1353 Series Dot Matrix
計算機ハードウエア
計算機ハードウエア 2017 年度前期 第 4 回 前回の話 コンピュータバスの構成 データバス I/O (Input/ Output) CPU メモリ アドレスバス コントロールバス コンピュータバスは コンピュータ本体 (CPU) と そのコンピュータ本体とデータのやり取りをする複数の相手との間を結ぶ 共用の信号伝送路である CPU は バス を制御して 複数のデバイス ( メモリや I/O)
untitled
( ) () ( ) 1 1 TX19A31_AG3 TX19A/H1 CPUTMP19A31CYFG AG3 AG3 2 2 3 TX19A31_AG3 CPU 32 RISC TMP19A31CYFG (U1) 80MHz ROM 32Mbit ROM 1 ROM (U8) 16Mbit Flash ROM 1 (U9) RAM 4Mbit SRAM 1 (U10) I/F RS232C 1chSIO
MAX191 EV J
-0; Rev ; / µ µ PART TEMP. RANGE BOARD TYPE MAXEVSYS-DIP 0 C to +0 C Through-Hole MAXEVKIT-DIP 0 C to +0 C Through-Hole 0CMODULE-DIP 0 C to +0 C Through-Hole Evaluates: MAX Maxim Integrated Products Evaluates:
WAGO Profibus /-833及び三菱MELSEC Q02HCPU/QJ71PB92Dのコンフィグレーション
Version2.0(2009.2.6) Copyright 2008 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Kontakttechnik GmbH Hansastraße 27 D-32423 Minden Phone: +49 (0) 571/8 87 0 Fax: +49 (0) 571/8 87 1 69 E-Mail:
1 ( ) 2 D-A D-A KUE-CHIP2 KUE-CHIP2 KUE-CHIPP2 KUE-CHIP (1) 2.2 D-A KUE-CHIP2 2.1 KUE-CHIP D-A
2 2010 11 8 0 9 5 7 0 7 B 2010 11 15 095701B 095703J 1 ( ) 2 D-A D-A KUE-CHIP2 KUE-CHIP2 KUE-CHIPP2 KUE-CHIP2 3 3.1 (1) 2.2 D-A KUE-CHIP2 2.1 KUE-CHIP D-A 2.11 1 3.2 (2) () () 3.2.1 (a) 1. 1 1: () 00 C0
oaks32r_m32102
OAKS32R-M32102S6FP 2 OAKS32R OAKS32R-M32102S6FP M32102S6FP... 4... 5... 6... 7 4.1. CPU...7 4.2. Flash ROM SDRAM....8 4.3. LANC....8 4.4. RS232C....9 4.5. CPU....9 4.6.....9 4.7....10 4.8. SDI....10...
I. Opal SSC 1. Opal SSC 2. Opal Storage 3. Opal Storage MBR Shadowing 6. SP II. TCG Opal SSC HDD 9. Opal SSC HDD *1. TCG: Trusted Computin
TCG Opal Yoshiju Watanabe Firmware Common Engineering Group Firmware Development Department November 4, 2010 I. Opal SSC 1. Opal SSC 2. Opal Storage 3. Opal Storage 4. 5. MBR Shadowing 6. SP 7. 8. II.
OABC OA OC 4, OB, AOB BOC COA 60 OA a OB b OC c () AB AC () ABC D OD ABC OD OA + p AB + q AC p q () OABC 4 f(x) + x ( ), () y f(x) P l 4 () y f(x) l P
4 ( ) ( ) ( ) ( ) 4 5 5 II III A B (0 ) 4, 6, 7 II III A B (0 ) ( ),, 6, 8, 9 II III A B (0 ) ( [ ] ) 5, 0, II A B (90 ) log x x () (a) y x + x (b) y sin (x + ) () (a) (b) (c) (d) 0 e π 0 x x x + dx e
Taro11-表紙と目次.PDF
2 1 2 2 3 4 6 1 6 2 7 10 PIC 11 PIC16F84A 14 1 IC 14 2 PIC16F84A 14 3 PIC 16 4 PIC 23 26 PIC 31 33 35 38 38 39 1 PICLite 39 2 my.h 41 43 1 43 2 44 3 45 4 PIC 46 5 PIC 48 49 1 LED 49 2 LED 53 3 LED 55 4
1 [email protected] : FPGA : HDL, Xilinx Vivado + Digilent Nexys4 (Artix-7 100T) LSI / PC clock accurate / Artix-7 XC7A100T Kintex-7 XC7K325T : CAD Hands-on: HDL (Verilog) CAD (Vivado HLx) : 28y4
3 1EEPROMElectrically Erasable PROM PROMProgrammable ROM 2 EEPROM 3
1 ROM 3 1EEPROMElectrically Erasable PROM PROMProgrammable ROM 2 EEPROM 3 000 001 EEPROM 3FF 14bit1024 A B 00 INDIRECT ADDR 80 INDIRECT ADDR 01 TMR0 81 OPTION 02 PCL 82 PCL 03 STATUS 83 STATUS 04 FSR 84
取扱説明書 ［F-02F］
F-02F 4. 2 3 4 5 6 7 8 9 0 2 3 4 5 6 7 8 a b c d a b c d a b cd 9 e a b c d e 20 2 22 ab a b 23 a b 24 c d e 25 26 o a b c p q r s t u v w d h i j k l e f g d m n a b c d e f g h i j k l m n x 27 o
TR Ver 1.33 TDR-OTH-ANTRelay-133
TR3 2012 4 5 Ver 1.33 TDR-OTH-ANTRelay-133 TDR-OTH-ANTRelay-133 ... 1... 1... 2... 2... 3... 3... 4... 6... 6... 8... 8... 10... 12... 12... 14... 16... 16... 18... 20... 20... 22... 24... 24... 26...
TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016
![TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016](/thumbs/93/112128441.jpg "TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA Vac/10 A [85-AA-0003] m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A [ ] 2016")
No. IB028901 Nov. 2016 1. 11 TOS7200 2. 14 3. 19 4. 23 5. 39 6. 49 7. 51 TOS7200 CD-ROM DUT PC 1.0X p.15 NEMA5-15 125 Vac/10 A [85-AA-0003] 1 2.5 m : CEE7/7 : 250Vac/10 A [85-AA-0005] : GB1002 : 250Vac/10A
プロセッサ・アーキテクチャ
2. NII51002-8.0.0 Nios II Nios II Nios II 2-3 2-4 2-4 2-6 2-7 2-9 I/O 2-18 JTAG Nios II ISA ISA Nios II Nios II Nios II 2 1 Nios II Altera Corporation 2 1 2 1. Nios II Nios II Processor Core JTAG interface
A-GAGE High - Resolution MINI ARRAY Instruction Manual Printed in Japan J20005M
A-GAGE High - Resolution MINI ARRAY Instruction Manual E-mail : [email protected] http://www.bannerengineering.com Printed in Japan J20005M4 page 2 page 3 page 4 page 5 page 6 page 7 page 8
untitled
CISC(complex instruction set computer) RISC(reduced instruction set computer) (cross software) (compiler) (assembler) (linkage editor) (loader) tokenizer) (parser) (code generator) (execute) GNU http://www.gnu.org/
Nios® II HAL API を使用したソフトウェア・サンプル集 「Modular Scatter-Gather DMA Core」
ALTIMA Company, MACNICA, Inc Nios II HAL API Modular Scatter-Gather DMA Core Ver.17.1 2018 8 Rev.1 Nios II HAL API Modular Scatter-Gather DMA Core...3...3...4... 4... 5 3-2-1. msgdma... 6 3-2-2. On-Chip
案内最終.indd
1 2 3 4 5 6 IC IC R22 IC IC http://www.gifu-u.ac.jp/view.rbz?cd=393 JR JR JR JR JR 7 / JR IC km IC km IC IC km 8 F HPhttp://www.made.gifu-u.ac.jp/~vlbi/index.html 9 Q01a N01a X01a K01a S01a T01a Q02a N02a
sm1ck.eps
DATA SHEET DS0 0 ASSP, IC,,,,, (VS =. V.%) (VCC = 0. V ) (VR =. V.%) ( ) DIP, SIP, SOP, (DIP-P-M0) (SIP-P-M0) (FPT-P-M0) (FRONT VIEW) (TOP VIEW) C T C T V S V REF V CC V CC V REF V S (DIP-P-M0) (FPT-P-M0)
26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1
FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux
untitled
PIC Pic MPLAB HEX Pic PIC 18CXXX 14000 17CXXX 16C92X 16F8XX 16C7XX 16C6XX 16C62X 16F8X 12C5XX 16C5X 16C55X 12C6XX d f b f k k PIC 4 2 1 2 1 SPI SPI,SSART SPI 4 5 8 1 2 SPI,USART 1 64 128 256 8 (10bit)
スライド 1
RX62N 周辺機能紹介データフラッシュ データ格納用フラッシュメモリ ルネサスエレクトロニクス株式会社ルネサス半導体トレーニングセンター 2013/08/02 Rev. 1.00 00000-A コンテンツ データフラッシュの概要 プログラムサンプル 消去方法 書き込み方法 読み出し方法 FCUのリセット プログラムサンプルのカスタマイズ 2 データフラッシュの概要 3 データフラッシュとは フラッシュメモリ
XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices
XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2
勝てる相撲ロボットの作り方
10 59 60 20 20 8.5cm 2965g 20.8V 1.3m s 3.7kgf 70cm 20 10cm 61 mm 06 338 6161 mm PZ51L MA40S2 ( ) 06 644 4446 TLP903 AKI80 03 3251 1779 1.2V 2200mAh DC TG05C AM 12.5KA 06 532 4931 2SJ122, 2SK428 06 644
IMAT05-10
TG-150 Title Generator 1 st EDITION - Rev.4 [] [] [] [] [] ...1...1 1....3 1-1....3 1-2....3 2....4 2-1....4 2-2....5 3....6 3-1....6 3-2....6 4....7 4-1....8 4-2....9 5....12 5-1....12 5-2....12 6....13
PIC18 Istructios PIC16, PIC x Microchip Techology Icorporated. All Rights Reserved. PICmicro PIC18 52
PIC18 2003 Microchip Techology Icorporated. All Rights Reserved. PICmicro PIC18 51 PIC18 Istructios PIC16, PIC17 16 16 8x8 2003 Microchip Techology Icorporated. All Rights Reserved. PICmicro PIC18 52 PIC18
4
I/O 2AO 0/4-20mA / DC6-18V 16Bit Ver. 1.0.0 2 750-563 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO
untitled
I/O DP/FMS DP 750-301 750-303 750-323 750-131 Ver. 2.3.1 2009.1. 7 Copyright 1997-2001 by WAGO Kontakttechnik GmbH All rights reserved. WAGO Hansastraβe 27 D-32423 Minden +49 0 571/8 87-0 +49 0 571/8 87-1
Microsoft Word - .....J.^...O.|Word.i10...j.doc
P 1. 2. R H C H, etc. R' n R' R C R'' R R H R R' R C C R R C R' R C R' R C C R 1-1 1-2 3. 1-3 1-4 4. 5. 1-5 5. 1-6 6. 10 1-7 7. 1-8 8. 2-1 2-2 2-3 9. 2-4 2-5 2-6 2-7 10. 2-8 10. 2-9 10. 2-10 10. 11. C
4
I/O 2AO DC0-10V/ 10V 16Bit Ver. 1.0.0 2 750-562 Copyright 2006 by WAGO Kontakttechnik GmbH All rights reserved. 136-0071 1-5-7 ND TEL 03-5627-2059 FAX 03-5627-2055 http://www.wago.co.jp/io/ WAGO Kontakttechnik
? FPGA FPGA FPGA : : : ? ( ) (FFT) ( ) (Localization) ? : 0. 1 2 3 0. 4 5 6 7 3 8 6 1 5 4 9 2 0. 0 5 6 0 8 8 ( ) ? : LU Ax = b LU : Ax = 211 410 221 x 1 x 2 x 3 = 1 0 0 21 1 2 1 0 0 1 2 x = LUx = b 1 31
IO IO IO IO IO IO IO 8 8 8 7 279 289 299 309 319 329 339 349 359 369777 Z3 16024 0 1 051 050 051 050 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 JW-262S49 00 08 6 53 No. ON 7 5 4 3 2 1
untitled
COPAL ELECTRONICS 32 (DP) DP INC 2 3 3 RH RL RWB 32 C S U/D INC U/D CS 2 2 DP7114 32 SOIC CMOS 2.5 V - 6.0 V / 10 kω 50 kω 100 kω TSSOP MSOP /BFR INC / U/D RH RoHS GND RWB RL CS VCC 2017 6 15 1 : R = 2
Microsoft PowerPoint - NxLecture ppt [互換モード]
![Microsoft PowerPoint - NxLecture ppt [互換モード]](/thumbs/84/89855106.jpg "Microsoft PowerPoint - NxLecture ppt [互換モード]")
011-05-19 011 年前学期 TOKYO TECH 命令処理のための基本的な 5 つのステップ 計算機アーキテクチャ第一 (E) 5. プロセッサの動作原理と議論 吉瀬謙二計算工学専攻 kise_at_cs.titech.ac.jp W61 講義室木曜日 13:0-1:50 IF(Instruction Fetch) メモリから命令をフェッチする. ID(Instruction Decode)
Express5800/120Lf 1. Express5800/120Lf N N N Express5800/120Lf Express5800/120Lf Express5800/120Lf ( /1BG(256)) ( /1BG(256)) (
(2001/11/13) Express5800/120Lf 1. Express5800/120Lf N8100-748 N8100-751 N8100-754 Express5800/120Lf Express5800/120Lf Express5800/120Lf ( /1BG(256)) ( /1BG(256)) ( /1.26G(512)) CPU Hot-Plug Pentium (1.0BGHz)
2001 Mg-Zn-Y LPSO(Long Period Stacking Order) Mg,,,. LPSO ( ), Mg, Zn,Y. Mg Zn, Y fcc( ) L1 2. LPSO Mg,., Mg L1 2, Zn,Y,, Y.,, Zn, Y Mg. Zn,Y., 926, 1
Mg-LPSO 2566 2016 3 2001 Mg-Zn-Y LPSO(Long Period Stacking Order) Mg,,,. LPSO ( ), Mg, Zn,Y. Mg Zn, Y fcc( ) L1 2. LPSO Mg,., Mg L1 2, Zn,Y,, Y.,, Zn, Y Mg. Zn,Y., 926, 1 1,.,,., 1 C 8, 2 A 9.., Zn,Y,.
ＶＬＳＩ工学
2008//5/ () 2008//5/ () 2 () http://ssc.pe.titech.ac.jp 2008//5/ () 3!! A (WCDMA/GSM) DD DoCoMo 905iP905i 2008//5/ () 4 minisd P900i SemiConsult SDRAM, MPEG4 UIMIrDA LCD/ AF ADC/DAC IC CCD C-CPUA-CPU DSPSRAM
A(6, 13) B(1, 1) 65 y C 2 A(2, 1) B( 3, 2) C 66 x + 2y 1 = 0 2 A(1, 1) B(3, 0) P 67 3 A(3, 3) B(1, 2) C(4, 0) (1) ABC G (2) 3 A B C P 6
1 1 1.1 64 A6, 1) B1, 1) 65 C A, 1) B, ) C 66 + 1 = 0 A1, 1) B, 0) P 67 A, ) B1, ) C4, 0) 1) ABC G ) A B C P 64 A 1, 1) B, ) AB AB = 1) + 1) A 1, 1) 1 B, ) 1 65 66 65 C0, k) 66 1 p, p) 1 1 A B AB A 67
Express5800/120Ed
Pentium 60% 1. N8500-570A N8500-662 N8500-663 N8500-664 ( /800EB(256)) ( /800EB(256)-9W) ( /800EB(256)-9W2) ( /1BG(256)) Windows NT Server 4.0 Windows 2000 HDD HDD CPU Pentium 800EBMHz1 Pentium 1BGHz1
( )
18 10 01 ( ) 1 2018 4 1.1 2018............................... 4 1.2 2018......................... 5 2 2017 7 2.1 2017............................... 7 2.2 2017......................... 8 3 2016 9 3.1 2016...............................
DB0
IRQ CS# A0 RD# WR# DB0- CPU I/F FIFO/RAM 88 Timing Control Key In Control Scan Counter SHIFT CNTl/STB RL0-# SL0- BD# RESET CLK Display RAM 8 Display Drive OUTB0- OUTA0- RL# RL# RL# RL# RESET RD# WR# GND
SIRIUS_CS3*.indd
SIRIUS Innovations SIRIUS SIRIUS Answers for industry. SIRIUS SIRIUS S00 S0 SIRIUS SIRIUS ZX0-ORAZ-0AB0 7.5kW 6 S00 7 8 7.5kW 9 S00 0 8.5kW S0 8.5kW S0 5 6 7 IO-Link AS-InterfaceRT 8 8US 5 6 SIRIUS SIRIUS
[email protected] No1 No2 OS Wintel Intel x86 CPU No3 No4 8bit=2 8 =256(Byte) 16bit=2 16 =65,536(Byte)=64KB= 6 5 32bit=2 32 =4,294,967,296(Byte)=4GB= 43 64bit=2 64 =18,446,744,073,709,551,615(Byte)=16EB
VHDL
VHDL 1030192 15 2 10 1 1 2 2 2.1 2 2.2 5 2.3 11 2.3.1 12 2.3.2 12 2.4 12 2.4.1 12 2.4.2 13 2.5 13 2.5.1 13 2.5.2 14 2.6 15 2.6.1 15 2.6.2 16 3 IC 17 3.1 IC 17 3.2 T T L 17 3.3 C M O S 20 3.4 21 i 3.5 21
R1EX24256BSAS0I/R1EX24256BTAS0I データシート
R1EX24256BSAS0I R1EX24256BTAS0I Two-wire serial interface 256k EEPROM (32-kword 8-bit) R10DS0003JJ0400 Rev.4.00 R1EX24xxx 2 EEPROM ROM MONOS CMOS 64 1.8V 5.5V 2 (I 2 C ) 400kHz 2.0μA (max) 1.0mA (max)
FAX780CL_chap-first.fm
FAX-780CL ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780CL α n p q 09,. v m t w FAX-780CL A BC B C D E F G H I c i c s s i 0 9 V X Q ( < N > O P Z R Q: W Y M S T U V i c i k
FAX780TA_chap-first.fm
FAX-780TA ABCDEFGHIα 01041115:10 :01 FAX-780CL α 1 1 2 3 1 2 f k b a FAX-780TA α n p q 09,. v m t w FAX-780TA A BC B C D E F G H I c i c s s i 0 9 i c i k o o o t c 0 9 - = C t C B t - = 1 2 3
2014.3.10 @stu.hirosaki-u.ac.jp 1 1 1.1 2 3 ( 1) x ( ) 0 1 ( 2)NOT 0 NOT 1 1 NOT 0 ( 3)AND 1 AND 1 3 AND 0 ( 4)OR 0 OR 0 3 OR 1 0 1 x NOT x x AND x x OR x + 1 1 0 x x 1 x 0 x 0 x 1 1.2 n ( ) 1 ( ) n x
アセンブラ入門（CASL II） 第３版
CASLDV i COMET II COMET II CASL II COMET II 1 1 44 (1969 ) COMETCASL 6 (1994 ) COMETCASL 13 (2001 ) COMETCASL COMET IICASL II COMET IICASL II CASL II 2001 1 3 3 L A TEX 2 CASL II COMET II 6 6 7 Windows(Windows
devicemondai
c 2019 i 3 (1) q V I T ε 0 k h c n p (2) T 300 K (3) A ii c 2019 i 1 1 2 13 3 30 4 53 5 78 6 89 7 101 8 112 9 116 A 131 B 132 c 2019 1 1 300 K 1.1 1.5 V 1.1 qv = 1.60 10 19 C 1.5 V = 2.4 10 19 J (1.1)
Express5800/110Ee Pentium 1. Express5800/110Ee N N Express5800/110Ee Express5800/110Ee ( /800EB(256)) ( /800EB(256) 20W) CPU L1 L2 CD-
Express5800/110Ee Pentium 1. Express5800/110Ee N8500-654 N8500-655 Express5800/110Ee Express5800/110Ee ( /800EB(256)) ( /800EB(256) 20W) CPU L1 L2 CD-ROM LAN Windows NT Server 4.0 Pentium 800EBMHz 1 (
05秋案内.indd
1 2 3 4 5 6 7 R01a U01a Q01a L01a M01b - M03b Y01a R02a U02a Q02a L02a M04b - M06b Y02a R03a U03a Q03a L03a M08a Y03a R04a U04a Q04a L04a M09a Y04a A01a L05b, L07b, R05a U05a Q05a M10a Y05b - Y07b L08b