if clear = 1 then Q <= " "; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst =

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "if clear = 1 then Q <= " "; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst ="

Transcription

1 VHDL 2 1 VHDL 1 VHDL FPGA VHDL 2 HDL VHDL 2.1 D 1 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; regs.vhdl entity regs is clk, rst : in std_logic; clear : in std_logic; we : in std_logic; D : in std_logic_vector(7 downto 0); Q : out std_logic_vector(7 downto 0)); end regs; architecture rtl of regs is process (clk, rst) if rst = 0 then Q <= " "; elsif clk event and clk = 1 then 1

2 if clear = 1 then Q <= " "; elsif we = 1 then Q <= D; end rtl; regs.vhdl clk 0 1 rst clear we Write Enable we 1 we 0 if clk 1 Q if rst = 0 then -- Q <= "0000"; elsif clk event and clk = 1 then -- rst clear we clk we 1 adr 3 D 4 Q 4 we 1 adr 0 adr 7 D adr Q 2

3 regfile.vhdl library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity regfile is clk : in std_logic; we : in std_logic; adr : in std_logic_vector(2 downto 0); D : in std_logic_vector(3 downto 0); Q : out std_logic_vector(3 downto 0)); end entity regfile; architecture behv of regfile is type ramtype is array (0 to 7) of std_logic_vector(3 downto 0); signal mem : ramtype; Q <= mem(conv_integer(adr)); process (clk) is if clk event and clk = 1 then if we = 1 then mem(conv_integer(adr)) <= D; end architecture behv; regfile.vhdl VHDL array 4 8 ramtype ramtype mem 0 7 mem(0) mem(3) adr 3 std logic vector VHDL conv integer() n 1 2 n 3

4 10 VHDL count10 clk rst rst VHDL Q Qreg Q count10.vhdl library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity count10 is clk, rst : in std_logic; Q : out std_logic_vector(3 downto 0)); end count10; architecture rtl of count10 is signal Qreg : std_logic_vector(3 downto 0); Q <= Qreg; process (clk, rst) if rst = 0 then Qreg <= "0000"; elsif clk event and clk = 1 then if Qreg = "1001" then Qreg <= "0000"; else Qreg <= Qreg + 1; end rtl; count10.vhdl clk Qreg 1 if if clk event and clk = 1 then Qreg <= Qreg + 1; 4

5 2.4 clk n 4 load 1 count Q 4 zero 1 load 1 n load 0 count 1 1 load count 0 Q 0 zero 1 downcounter.vhdl library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity downcounter is clk : in std_logic; n : in std_logic_vector(3 downto 0); load : in std_logic; count : in std_logic; Q : out std_logic_vector(3 downto 0); zero : out std_logic); end entity downcounter; architecture behv of downcounter is signal Qreg : std_logic_vector(3 downto 0); -- Output Q <= Qreg; -- Down counter process (clk) is if clk event and clk = 1 then if load = 1 then Qreg <= n; elsif count = 1 then 5

6 Qreg <= Qreg - 1; -- zero process (Qreg) is if Qreg = "0000" then zero <= 1 ; else zero <= 0 ; end architecture behv; downcounter.vhdl 3 n 1 n summation 1: sum = 0 2: INPUT n 3: while (n >= 0) 4: { 5: sum = sum + n 6: n = n - 1 7: } 8: OUTPUT sum summation n 1 n n 0 1 6

7 1 1 n clk rst 1 load, count, clear, sumload 1 2 n 4 3 7

8 sum 1 n 8 cnt 4 zero Sreg 8 2. load 1 n 3. load 0 count clear 1 Sreg 0 5. sumload 1 Sreg 6. sum Sreg 7. cval 8. zero *1 datapath.vhdl library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity datapath is clk : in std_logic; rst : in std_logic; load : in std_logic; count : in std_logic; clear : in std_logic; sumload : in std_logic; n : in std_logic_vector(3 downto 0); sum : out std_logic_vector(7 downto 0); cval : out std_logic_vector(3 downto 0); zero : out std_logic); end datapath; architecture rtl of datapath is *1 VHDL 2 8

9 component regs is clk, rst : in std_logic; clear : in std_logic; we : in std_logic; D : in std_logic_vector(7 downto 0); Q : out std_logic_vector(7 downto 0)); end component regs; component downcounter is clk : in std_logic; n : in std_logic_vector(3 downto 0); load : in std_logic; count : in std_logic; Q : out std_logic_vector(3 downto 0); zero : out std_logic); end component downcounter; -- 8-bits register signal Sreg : std_logic_vector(7 downto 0); -- lines signal addout : std_logic_vector(7 downto 0); signal cnt : std_logic_vector(3 downto 0); DCN0 : downcounter port map ( clk => clk, n => n, load => load, count => count, Q => cnt, zero => zero); -- Output sum <= Sreg; cval <= cnt; -- Sreg 9

10 SUMREG : regs port map ( clk => clk, rst => rst, clear => clear, we => sumload, D => addout, Q => Sreg); -- Adder process (cnt, Sreg) is addout <= ("0000" & cnt) + Sreg; end architecture rtl; datapath.vhdl load, count, clear, sumload Finite State Machine FSM 3 1 start 1 zero VHDL controller.vhdl VHDL 1. state 10

11 1 load count clear sumload done s s s s s s state start zero 3. state process controller.vhdl 6 s0 s5 3 constant controller.vhdl library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity controller is clk : in std_logic; rst : in std_logic; start : in std_logic; zero : in std_logic; cur : out std_logic_vector(2 downto 0); load : out std_logic; count : out std_logic; clear : out std_logic; sumload : out std_logic; done : out std_logic); end entity controller; architecture behv of controller is signal state : std_logic_vector(2 downto 0); signal next_state : std_logic_vector(2 downto 0); -- state constant s0 : std_logic_vector(2 downto 0) := "000"; 11

12 constant s1 : std_logic_vector(2 downto 0) := "001"; constant s2 : std_logic_vector(2 downto 0) := "010"; constant s3 : std_logic_vector(2 downto 0) := "011"; constant s4 : std_logic_vector(2 downto 0) := "100"; constant s5 : std_logic_vector(2 downto 0) := "101"; constant UNKNOWN : std_logic_vector(2 downto 0) := "XXX"; -- output cur <= state; -- Register process (clk, rst) is if rst = 0 then state <= s0; elsif clk event and clk = 1 then state <= next_state; -- calclate next_state process (start, state, zero) is case state is when s0 => if start = 1 then next_state <= s1; else next_state <= s0; -- when others => next_state <= UNKNOWN; end case; -- output from controller process (state) is load <= 0 ; count <= 0 ; sumload <= 0 ; clear <= 0 ; 12

13 done <= 0 ; case state is when s0 => clear <= 1 ; -- when others => null; end case; end architecture behv; controller.vhdl 4 Quartus II FPGA DE1 VHDL FPGA 4.1 regs.vhdl VHDL DE1 4.2 regfile.vhdl VHDL DE1 4.3 downcounter.vhdl VHDL DE1 4.4 datapath.vhdl DE1 4.5 controller.vhdl DE1 4.6 n 1 n summation datapath controller DE1 13

14 summation.vhdl entity summation is clk : in std_logic; rst : in std_logic; start : in std_logic; n : in std_logic_vector(3 downto 0); sum : out std_logic_vector(7 downto 0); cval : out std_logic_vector(3 downto 0); load : out std_logic; done : out std_logic); end entity summation; summation.vhdl clk rst start n sum cval load load n done done 5 VHDL URL 14

15 [1] 1999 [2] VHDL CQ 1995 [3] 2009 [4] Altera University Program, [5] E.O. Hwang, Digital Logic and Microprocessor Design with VHDL, Thomson, Canada,

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i

1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 1030195 15 2 10 1 1 2 2 2-1 2 2-2 4 2-3 11 2-4 12 2-5 14 3 16 3-1 16 3-2 18 3-3 22 4 35 4-1 VHDL 35 4-2 VHDL 37 4-3 VHDL 37 4-3-1 37 4-3-2 42 i 4-3-3 47 5 52 53 54 55 ii 1 VHDL IC VHDL 5 2 3 IC 4 5 1 2

More information

------------------------------------------------------------------------------------------------------- 1 --------------------------------------------

------------------------------------------------------------------------------------------------------- 1 -------------------------------------------- ------------------------------------------------------------------------------------------------------- 1 -------------------------------------------------------------------------- 2 -----------------------------------------------------------------------------

More information

LSI LSI 2

LSI LSI 2 LSI LSI 2 P=CV 2 F 3 4 5 EDA Electric Design Automation) LSI CAD Computer Aided Design) Verilog Verify Logic VHDL VHSIC Description Language) SystemC C SFL Structured Functional description Language) NTT

More information

COINS 5 2.1

COINS 5 2.1 COINS (0501699) 20 21 2 5 1 3 1.1....................................... 3 1.2..................................... 4 1.3....................................... 4 2 COINS 5 2.1 COINS..................................

More information

2 1,384,000 2,000,000 1,296,211 1,793,925 38,000 54,500 27,804 43,187 41,000 60,000 31,776 49,017 8,781 18,663 25,000 35,300 3 4 5 6 1,296,211 1,793,925 27,804 43,187 1,275,648 1,753,306 29,387 43,025

More information

プロセッサ・アーキテクチャ

プロセッサ・アーキテクチャ 2. NII51002-8.0.0 Nios II Nios II Nios II 2-3 2-4 2-4 2-6 2-7 2-9 I/O 2-18 JTAG Nios II ISA ISA Nios II Nios II Nios II 2 1 Nios II Altera Corporation 2 1 2 1. Nios II Nios II Processor Core JTAG interface

More information

Quartus IIネットリスト・ビューワによるデザインの解析

Quartus IIネットリスト・ビューワによるデザインの解析 12. Quartus II QII51013-6.0.0 FPGA Quartus II RTL Viewer State Machine Viewer Technology Map Viewer : Quartus II Quartus II 12 46 State Machine Viewer HDL : Quartus II RTL Viewer State Machine Viewer Technology

More information

/ FPGA LSI [1] CDP DDP 2 LSI FPGA PicoProcessor(pP)[2] (STP)[1] DDP 1.27 i

/ FPGA LSI [1] CDP DDP 2 LSI FPGA PicoProcessor(pP)[2] (STP)[1] DDP 1.27 i 22 / FPGA A Study of FPGA Platform for Architecture Evaluation of a Data-Driven/Control-Driven Processor 1110232 / FPGA LSI [1] CDP DDP 2 LSI FPGA PicoProcessor(pP)[2] (STP)[1] DDP 1.27 i Abstract A Study

More information

Time Schedule P.7 P.4-6 P.7 P.7 P.9 P.9 P.8 P.8 P.11 P.11 P.9 Time Schedule 1

Time Schedule P.7 P.4-6 P.7 P.7 P.9 P.9 P.8 P.8 P.11 P.11 P.9 Time Schedule 1 2016 NANZAN UNIVERSITY OPEN CAMPUS PROGRAM 2016 20167/16 17 P.12 P.3 P.46 P.5 P.7 P.8 P.9 P.10 P.11 Time Schedule 13 14 15 16 17 P.7 P.4-6 P.7 P.7 P.9 P.9 P.8 P.8 P.11 P.11 P.9 Time Schedule 1 Time Schedule

More information

ハードウェア・ イーサIPコアを解読する

ハードウェア・ イーサIPコアを解読する ハードウェア イーサ IP コアを理解する 2017 年 8 月 14 日 なひたふ for seccamp 17 いきなりですが 最初に 10GbEther のコードを解析します cosmok-10gbe-test cosmok-10gbe-test.srcs sources_1 new top.vhd というのを開いてください 動作環境 XILINX の Kintex-7 XC7K160T を搭載したボードに

More information

「FPGAを用いたプロセッサ検証システムの製作」

「FPGAを用いたプロセッサ検証システムの製作」 FPGA 2210010149-5 2005 2 21 RISC Verilog-HDL FPGA (celoxica RC100 ) LSI LSI HDL CAD HDL 3 HDL FPGA MPU i 1. 1 2. 3 2.1 HDL FPGA 3 2.2 5 2.3 6 2.3.1 FPGA 6 2.3.2 Flash Memory 6 2.3.3 Flash Memory 7 2.3.4

More information

9BBH3A8_P0000

9BBH3A8_P0000 02 Yamaha CSR Report 2007 03 Yamaha CSR Report 2007 04 Yamaha CSR Report 2007 Yamaha CSR Report 2007 05 06 Yamaha CSR Report 2007 Yamaha CSR Report 2007 07 08 Yamaha CSR Report 2007 09 Yamaha CSR Report

More information

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 81

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 81 9 CQ 1 80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 81 CQ 2 82 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 83 84 CQ 3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 85 CQ 4

More information

untitled

untitled I 9 MPI (II) 2012 6 14 .. MPI. 1-3 sum100.f90 4 istart=myrank*25+1 iend=(myrank+1)*25 0 1 2 3 mpi_recv 3 isum1 1 isum /tmp/120614/sum100_4.f90 program sum100_4 use mpi implicit none integer :: i,istart,iend,isum,isum1,ip

More information

endo.PDF

endo.PDF MAP 18 19 20 21 3 1173 MAP 22 700800 106 3000 23 24 59 1984 358 358 399 25 12 8 1996 3 39 24 20 10 1998 9,000 1,400 5,200 250 12 26 4 1996 156 1.3 1990 27 28 29 8 606 290 250 30 11 24 8 1779 31 22 42 9

More information

untitled

untitled a9027@city.tokorozawa.saitama.jp 104-2998-9027 1042-973-2111 104-2953-1111 104-2964-1111 1042-979-1121 c o n t e n t s A B C D E F 1 2 3 4 0 5000m 299 407 16 463 16 463 463 254 3 4 5 Event MAP F-4 6 MAP

More information

サービス付き高齢者向け住宅賠償責任保険.indd

サービス付き高齢者向け住宅賠償責任保険.indd 1 2 1 CASE 1 1 2 CASE 2 CASE 3 CASE 4 3 CASE 5 4 3 4 5 6 2 CASE 1 CASE 2 CASE 3 7 8 3 9 10 CASE 1 CASE 2 CASE 3 CASE 4 11 12 13 14 1 1 2 FAX:03-3375-8470 2 3 3 4 4 3 15 16 FAX:03-3375-8470 1 2 0570-022808

More information

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1

26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA 272 11 05340 26 FPGA 11 05340 1 FPGA (Field Programmable Gate Array) ASIC (Application Specific Integrated Circuit) FPGA FPGA FPGA FPGA Linux FreeDOS skewed way L1 FPGA skewed L2 FPGA skewed Linux

More information

2009 1. 2. 3. 4. 5. 2 2009 CONTENTS 4 6 8 TOPIC 01 10 TOPIC 02 11 TOPIC 03 12 TOPIC 04 14 TOPIC 05 15 TOPIC 06 15 TOPIC 07 16 18 18 19 20 21 22 22 22 23 24 25 26 27 27 27 28 29 30 TOPIC 08 16 TOPIC 09

More information

80

80 5 80 q w 5 81 q w e r t 82 q w e 5 r 83 q w e r 84 85 5 q w e r t y u i 86 q w we q w 5 e 87 r t y q q w 88 e r 5 t 89 q w e 90 r t q w e r 5 91 q w e r 92 t y u q 5 w 93 e q w e 94 5 95 96 q w e r t 5

More information

O157 6/23 7/4 6 25 1000 117,050 6 14:00~15:30 1 2 22 22 14:30~15:30 8 12 1 5 20 6 20 10 11 30 9 10 6 1 30 6 6 0 30 6 19 0 3 27 6 20 0 50 1 2 6 4 61 1 6 5 1 2 1 2 6 19 6 4 15 6 1 6 30 6 24 30 59

More information

1 2 3 4 5 1 1 136 2 137 2 1 1 138 2 1 2 139 140 141 142 3 143 3 144 145 4 1 2 146 3 4 147 5 1 2 3 148 1 2 149 3 5 1 2 150 3 151 1 152 2 153 6 1 2 154 3 155 4 1 156 2 3 4 5 157 7 1 2 3 4 158 5 159 6 8 1

More information

.o...EPDF.p.indd

.o...EPDF.p.indd Social and Environmental report 28 1 2 3 5 7 9 11 12 17 18 19 22 24 25 26 27 28 29 3 2 3 4 5 6 7 4 1 2 5 3 6 8 9 1 1 2 3 4 11 12 1 2 3 4 13 14 1 2 3 4 5 6 7 8 15 16 17 1 2 3 18 19 1 2 3 4 2 21 1 2 3 4

More information

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices

XAPP858 - High-Performance DDR2 SDRAM Interface In Virtex-5 Devices XAPP858 (v1.1) 2007 1 9 : Virtex-5 FPGA Virtex-5 DDR2 SDRAM : Karthi Palanisamy Maria George (v1.1) DDR2 SDRAM Virtex -5 I/O ISERDES (Input Serializer/Deserializer) ODDR (Output Double Data Rate) DDR2

More information

超初心者用

超初心者用 3 1999 10 13 1. 2. hello.c printf( Hello, world! n ); cc hello.c a.out./a.out Hello, world printf( Hello, world! n ); 2 Hello, world printf n printf 3. ( ) int num; num = 100; num 100 100 num int num num

More information

1 122

1 122 6 1 2 3 4 5 6 1 122 PhoenixBIOS Setup Utility MainAdvancedSecurityPowerExit MainSystem DevicesSecurityBootExit System Time: [XX:XX:XX] [XX:XX:XX] System Date: [XX/XX/XX] [XX/XX/XXXX] Item Specific Help

More information

43 IME Microsoft Office PowerPoint Microsoft Office Word Microsoft Office Excel

43 IME Microsoft Office PowerPoint Microsoft Office Word Microsoft Office Excel \n Title 情 報 教 育 の 受 講 生 における 入 力 の 調 査 Author(s) 五 月 女, 仁 子 ; Soutome, Hiroko Citation 商 経 論 叢, 48(2): 43-53 Date 2012-12-25 Type Departmental Bulletin Paper Rights publisher KANAGAWA University Repository

More information

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート

Xilinx XAPP485 Spartan-3E FPGA における最大レート 666Mbps でのデシリアライズ、アプリケーション ノート XAPP485 (v1.1) 2006 11 10 R : Spartan-3E FPGA Spartan-3E FPGA 666Mbps 1:7 : Nick Sawyer (v1.1) Spartan -3E 666 / (Mbps) 1:7 Spartan-3E 4 5 666Mbps 1/7 Spartan-3E FPGA DCM ( ) DFS ( ) 3.5 DDR ( ) 1:7 DDR

More information

Title 静 脩 Vol. 40 No. 1 (2003.5) [ 全 文 ] Author(s) Citation 静 脩 (2003), 40(1) Issue Date 2003-05 URL http://hdl.handle.net/2433/66046 Right Type Others Textversion publisher Kyoto University e

More information

memo ii

memo ii memo ii iii iv 1 2 3 4 5 6 7 8 1. 2. memo 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 1 2 3 47 1 2 3 48 memo 49 50 51 memo 52 memo 54

More information

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 ( ) 24 25 26 27 28 29 30 ( ) ( ) ( ) 31 32 ( ) ( ) 33 34 35 36 37 38 39 40 41 42 43 44 ) i ii i ii 45 46 47 2 48 49 50 51 52 53 54 55 56 57 58

More information

untitled

untitled i ii (1) (1) (2) (1) (3) (1) (1) (2) (1) (3) (1) (1) (2) (1) (3) (2) (3) (1) (2) (3) (1) (1) (1) (1) (2) (1) (3) (1) (2) (1) (3) (1) (1) (1) (2) (1) (3) (1) (1) (2) (1) (3)

More information

23 15961615 1659 1657 14 1701 1711 1715 11 15 22 15 35 18 22 35 23 17 17 106 1.25 21 27 12 17 420,845 23 32 58.7 32 17 11.4 71.3 17.3 32 13.3 66.4 20.3 17 10,657 k 23 20 12 17 23 17 490,708 420,845 23

More information

目 次 1. はじめに... 1 2. パッケージ(PACKAGE)とコンポーネント(COMPONENT)... 1 2.1 VHDL の PACKAGE... 1 2.2 PACKAGE の 作 成... 1 2.3 COMPONENT... 2 2.4 GENERIC MAP... 5 2.5

目 次 1. はじめに... 1 2. パッケージ(PACKAGE)とコンポーネント(COMPONENT)... 1 2.1 VHDL の PACKAGE... 1 2.2 PACKAGE の 作 成... 1 2.3 COMPONENT... 2 2.4 GENERIC MAP... 5 2.5 第 5 学 年 工 学 実 験 Ⅱ VHDL による 論 理 回 路 設 計 13.パッケージとコンポーネント, Function と Procedure 平 成 26 年 4 月 電 子 システム 工 学 科 香 川 高 等 専 門 学 校 目 次 1. はじめに... 1 2. パッケージ(PACKAGE)とコンポーネント(COMPONENT)... 1 2.1 VHDL の PACKAGE...

More information

untitled

untitled 0120-888-089 0120-919-498 160-83381-26-1TEL. 03-3349-3111 URL http://www.sjnk.co.jp/ 160-83381-26-1 TEL. 03-3349-3111 URL http://www.sompo-japan.co.jp/ 100-89653-7-3 TEL. 0120-919-498 URL http://www.nipponkoa.co.jp/

More information

表紙.PDF

表紙.PDF 2 3 4 2001 2010 33 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 H18 21 22 23 24 25 26 27 28 29 30 31 32 33 300 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 410-8601 055-934-4747 Fax 055-933-1412

More information

農林金融2015年5月号

農林金融2015年5月号 4 5 4 4 4 4 2014 5 14 7 2050 1412 15 3 19 1800 1 1 2 2 2 126 2 3 1 2 1 2 3 4 1 1 2 2 1 1 2014 3 2 126 2 2 3 1 40 30 20 10 0 2014 26 287 339 393 399 361 2 2 11 1 3 25 4 4 5 5 19898993 96 3 2000 1 1 1 5

More information

120802_MPI.ppt

120802_MPI.ppt CPU CPU CPU CPU CPU SMP Symmetric MultiProcessing CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CP OpenMP MPI MPI CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU MPI MPI+OpenMP CPU CPU CPU CPU CPU CPU CPU CP

More information

トラブルの現状②

トラブルの現状② N=376 N=376 N=249 N=222 N=54 N=53 N=267 N=33 (N=30) N=159 1410 N=81 N=83 N=79 1410 1410 1410 1410 1410 1410 1410 () (1) () () JFA 1410 10 1410 (2) (3) 1410 (4) () ADR ADR) ADR) ADR) ADR 14 ADR ADR ADR

More information

現代社会文化研究

現代社会文化研究 No.37 2006 12 Abstract An organization follows a strategy, if this is true, an manager leads a strategy with his or her principles and faith. The manager s principles create an systematic union and work

More information

Lesson 1 1 EXVBA2000 Lesson01 Lesson01.xls 2

Lesson 1 1 EXVBA2000 Lesson01 Lesson01.xls 2 Excel2000VBA L e a r n i n g S c h o o l 1 Lesson 1 1 EXVBA2000 Lesson01 Lesson01.xls 2 3 Module1:(General)- Public Sub () Dim WS As Object Dim DiffDate As Integer Dim MaxRows As Integer, CopyRows As Integer

More information

Report Template

Report Template 1 3 IPexpress 4 IPexpress... 4 IPexpress... 4 Ipexpress... 5 IP/Module tree... 5 Entry... 6 IPexpress... 7 IPexpress... 10... 10 IP... 10 lpc... 12... 13 IP 14 15 2 /IP 1-1 3 IPexpress IPexpress IPexpress

More information

<4D6963726F736F667420576F7264202D208DEC90AC837D836A83858341838B81698F4390B394C5816A2E646F63>

<4D6963726F736F667420576F7264202D208DEC90AC837D836A83858341838B81698F4390B394C5816A2E646F63> + = 付 録 Ⅰ マクロのフローチャート 開 始 キーワード 数 と 文 章 数 をカウントする Yes 全 ての 文 章 番 号 (1 0) を 照 合 したか No 全 ての 文 章 番 号 (data) を 照 合 したか Yes No 文 章 番 号 (1 0) が 文 章 番 号 (data) と 等 しいか Yes No 値 を 一 行 全 て 0にする 値 を 一

More information

Technische Beschreibung P82R SMD

Technische Beschreibung P82R SMD P26 halstrup-walcher GmbH http://www.krone.co.jp/ Stegener Straße 10 D-79199 Kirchzarten, Germany 124-0023 2-22-1 TEL:03-3695-5431 FAX:03-3695-5698 E-MAIL:sales-tokyo@krone.co.jp 530-0054 2-2-9F TEL:06-6361-4831

More information

Microsoft PowerPoint - slide

Microsoft PowerPoint - slide ディジタル 回 路 設 計 の 基 礎 京 都 大 学 情 報 学 研 究 科 小 林 和 淑 kobayasi@i.kyoto-u.ac.jp 内 容 単 相 クロック 完 全 同 期 回 路 構 成 要 素 Dフリップフロップ 同 期 回 路 の 性 能 ハードウエア 設 計 手 法 論 理 設 計 手 法 の 歴 史 ハードウエア 記 述 言 語 RTL 設 計 LSIの 設 計 フロー セルベース

More information

.......p...{..P01-48(TF)

.......p...{..P01-48(TF) 1 2 3 5 6 7 8 9 10 Act Plan Check Act Do Plan Check Do 11 12 13 14 INPUT OUTPUT 16 17 18 19 20 21 22 23 24 25 26 27 30 33 32 33 34 35 36 37 36 37 38 33 40 41 42 43 44 45 46 47 48 49 50 51 1. 2. 3.

More information

Women in American Proverbs

Women in American Proverbs SURE: Shizuoka University REp http://ir.lib.shizuoka.ac.jp/ Title アメリカのことわざの 中 の 女 性 Author(s) 厨 子, 光 政 Citation 静 岡 大 学 情 報 学 研 究. 5, p. 23-40 Issue Date 2000-03-31 URL http://doi.org/10.14945/00005118

More information

untitled

untitled H Phase & Enable (UVLO) V DD =2.55.5V =3.08.0V Io=400mA I DD =200uA typ. (Mode Select) 2 Phase & Enable (ALL L ) STB L (UVLO) Alarm CMOS SSOP20-C3 - - (Ta=25 C) (Ta=25) - 2 - - 3 - - 4 - - 5 - OUTA IN2B

More information

高速データ変換

高速データ変換 Application Report JAJA206 V+ R 5 V BIAS Q 6 Q R R 2 Q 2 Q 4 R 4 R 3 Q 3 V BIAS2 Q 5 R 6 V Ω Q V GS + R Q 4 V+ Q 2 Q 3 + V BE V R 2 Q 5 R Op Amp + Q 6 V BE R 3 Q 7 R 4 R 2 A A 2 Buffer 2 ± Ω Ω R G V+ Q.4.2

More information